Digital Equipment Corporation makes no representation that the interconnection of its modular circuits in the manner described herein will not infringe on existing or future patent rights. Nor do the descriptions contained herein imply the granting of licenses to make, use, or sell equipment constructed in accordance herewith.

Digital Equipment Corporation is not responsible for errors which may appear in the pricing, technical descriptions, illustrations, or photographs of the products appearing in this Handbook.

Digital Equipment Corporation reserves the right to make substitutions and modifications in the specifications of the products described in this Handbook.

Prices quoted are in U. S. dollars and apply to the United States only. The availability of products listed and the prices quoted herein are subject to change without notice.

FLIP CHIP is a trademark of Digital Equipment Corporation, Maynard, Massachusetts.
FOREWORD

This seventh edition of the LOGIC HANDBOOK is your guide to the most extensive line of products offered by Digital Equipment Corporation for implementing electronic logic designs for instrumentation, computer interfacing, data gathering or control. This handbook is a basic reference for anyone involved in specifying, manufacturing or using solid state logic.

Our M Series TTL integrated circuit modules are featured in this edition. The M Series line consists of more than 95 modules ranging from basic and functional logic modules to self contained computer interfacing modules. In addition to the new M Series modules, we are now offering a new M Series Logic Lab for use in breadboarding M Series logic designs. This new lab is discussed in the "Lab Series" section.

This handbook also discusses an expanded line of special purpose logic boards, W Series, which can be used for a variety of purposes including prototype construction, limited production runs and for configuring a collection of logic functions from a series of modules. Our expanded line of A Series analog modules is also fully discussed. More than two dozen modules are now in this line.

The K Series line of control logic modules is presented here in summary form but is fully described, along with other control products, in our CONTROL HANDBOOK. As with our other logic lines, K Series has been expanded again and now features some 90 units.

The R, B, and W Series negative logic modules are covered in previous editions of the LOGIC HANDBOOK.

As the cost of the basic logic itself decreases, it becomes increasingly important that efficient, reliable, and inexpensive hardware be available to keep total system costs down. Digital provides this hardware. Now, from a few to thousands of modules can be connected, wired, mounted, powered, and enclosed efficiently at the lowest cost per function in the industry.

Digital's complete line of power and hardware accessories provides everything needed to put your designs into action, from connector blocks to mounting cabinets. Power supplies, connector block variations, mounting panels, blank module configurations, connector cards and a complete line of computer-grade cabinetry are among the well over 100 different hardware, power, and accessory items described in this edition of the LOGIC HANDBOOK.

ACKNOWLEDGEMENTS

The production of a publication of this size and complexity can be achieved only through the efforts and cooperation of dozens of people. These include engineers, writers, artists, and production personnel. While it is impossible to cite all, a few individuals deserve special mention. Among these are: Dwight Baker of the Control Products Group module engineering staff who prepared and assembled most of the technical material for this Handbook; Elliott Hendrickson and his staff for their art direction and production assistance; and Joseph Codispoti for his editorial assistance. The cover of this Handbook was conceived and executed for Digital by Elliott Hendrickson.

March, 1971
# TABLE OF CONTENTS

Foreword .................................................................................................................. III

M SERIES LOGIC MODULES ........................................................................ VI

Introduction and Dimensions ........................................................................ 1
General Characteristics ...................................................................................... 8
Appliques, Logic Symbols ............................................................................... 24
M0XX Auxiliary Functions ............................................................................. 29
M1XX Gates, Inverters and Decoders ............................................................ 34
M2XX Flip-Flops, Counters and Shift Registers ........................................... 69
M3XX Relays ................................................................................................. 98
M4XX Clocks .............................................................................................. 104
M5XX Converters ......................................................................................... 111
M6XX Amplifiers and Output Drivers .......................................................... 120
M7XX Interface, Complex Functions ............................................................. 140
M9XX Connectors and Terminators ............................................................... 180

W SERIES SPECIAL PURPOSE LOGIC BOARDS .................................. 190

Wire Wrappable Module Boards ................................................................. 192
Collage Mounting Boards ............................................................................ 196
Blank Modules .............................................................................................. 197
Module Extenders ......................................................................................... 201

HARDWARE, ACCESSORIES and POWER SUPPLIES ....................... 204

Wiring Hints, Automatic Wiring .................................................................... 206
Connector Blocks ............................................................................................ 208
Mounting Panel Hardware ............................................................................ 212
Mounting Panels ............................................................................................ 215
Mounting Panel Table with Ordering Information ....................................... 219
Module Drawers ............................................................................................ 221
Power Supplies
+10V from 0 to 400mA and −15V from 0.5 to 3 amperes ... 225
±15V at 40 ma OR 1.5 amperes .................................. 226
+5V at 4 amperes and −15V at 1.5 amperes ................. 229
+5V from 1 to 7 amperes ........................................... 230
Display Supply .......................................................... 231
Supply Transformer .................................................... 232

A SERIES ANALOG MODULES ...................................... 256

A1XX Multiplexers .................................................... 258
Notes on Operational Amplifiers ............................... 277
A2XX Operational Amplifiers ..................................... 284
A4XX Sample and Hold .............................................. 290
A6XX D/A Converters ................................................. 294
A7XX Reference Supplies .......................................... 302
A8XX A/D Converters ............................................... 304
A9XX Amplifier Boards ............................................. 312

LAB SERIES .......................................................... 314

Computer Lab ......................................................... 316
K Series Logic Cab .................................................... 318
M Series Lab ........................................................... 327

K SERIES CONTROL LOGIC MODULES ......................... 330

(Summary only; for details see DIGITAL CONTROL HANDBOOK)

ABOUT DIGITAL EQUIPMENT CORPORATION ................... 344

Warranty Statement and Discount Schedule .................. 350
Product Index .......................................................... 351
Page Index ............................................................. 359
M Series Logic Modules

The development of monolithic integrated circuits has had an impact on the design of digital module systems. Advantages of small size and high operating speeds made these circuits initially attractive. However, a lower price/performance ratio compared to hybrid or discrete component modules offset the advantages. Recently, significant price reductions in both TTL (transistor-transistor logic) and DTL (diode-transistor logic) integrated circuits indicated a re-evaluation was needed.

DIGITAL EQUIPMENT CORPORATION undertook a study of both types of logic, their performance in large and small systems, and their ease of use in system design. The result of this study is the M Series Integrated Circuit FLIP CHIP™ Module.

M Series modules contain high speed TTL logic in both general purpose and functional logic arrays. TTL was chosen for its high speed, capacitance drive capability, high noise immunity and choice of logical elements. High performance integrated circuit modules are now available at approximately one half the price of their discrete or hybrid counterparts.

In addition to the reduced cost of integrated circuits, Digital's advanced manufacturing methods and computer controlled module testing have resulted in considerable production cost savings, reflected in the low price of all M Series Modules.
STANDARD MODULE DIMENSIONS

SINGLE WIDTH FLIP CHIP MODULE

CONDUCTIVE COMPONENT LIMIT \(\frac{1}{32}\)

\(0.056"\)

NONCONDUCTIVE COMPONENTS \(\frac{3}{8}\) max.

\(\frac{1}{16}\) MAXIMUM HEIGHT OF SOLDERED COMPONENT LEADS

GOLD-PLATED CONTACTS

ETCHED WIRING SURFACE

SINGLE HEIGHT FLIP CHIP MODULE

\(3\frac{3}{32}\)

\(0.687\)

\(2\frac{7}{16}\) 2.240

\(0.050\)

\(0.075\)

\(0.812\)

\(5\frac{1}{16}\)

\(5\frac{1}{2}\)
DOUBLE WIDTH FLIP CHIP MODULE

CONDUCTIVE COMPONENT LIMITS \(\frac{13}{16}\)

\(27/32\) max
NONCONDUCTIVE COMPONENTS

GOLD-PLATED CONTACTS

DOUBLE HEIGHT FLIP CHIP MODULE

- \(\frac{3}{32}\)
- \(0.075\)
- \(0.050\)
- \(0.687\)
- \(2.240\)
- \(0.370\)
- \(0.140\)
- \(5\frac{3}{16}\)
- \(5\frac{1}{16}\)
- \(5\frac{1}{2}\)

Letters:
AA
AB
AC
AD
AE
AF
AH
AJ
AK
AL
AM
AN
AP
AR
AS
AT
AU
AV
BA
BB
BC
BD
BE
BF
BH
BJ
BK
BL
BM
BN
BP
BR
BS
BT
BU
EXTENDED MODULE DIMENSIONS

SINGLE WIDTH FLIP CHIP MODULE

CONDUCTIVE COMPONENT LIMIT $\frac{11}{32}$

NONCONDUCTIVE COMPONENTS $\frac{3}{8}$ max.

$\frac{1}{16}$ MAXIMUM HEIGHT OF SOLDERED COMPONENT LEADS

-GOLD-PLATED CONTACTS

ETCHED WIRING SURFACE

SINGLE HEIGHT FLIP CHIP MODULE

$\frac{3}{32}$

$\sim \frac{1}{2}$

$2\frac{7}{16}$ 2.240

.050

.075

.687

.812

8 1/2

8 15/16
DOUBLE WIDTH FLIP CHIP MODULE

CONDUCTIVE COMPONENT LIMITS \( \frac{13}{16} \)

27/32 max. NONCONDUCTIVE COMPONENTS

GOLD-PLATED CONTACTS

DOUBLE HEIGHT FLIP CHIP MODULE

\frac{3}{32} \quad \frac{3}{32}

.075

.050

.687

2.240

.370

.140

5 \frac{3}{16}

\frac{3}{32}

.812

8 1/2

8 15/16
DEC Module assembly lines combine automated manufacturing steps with visual inspection and computer controlled testing.
GENERAL CHARACTERISTICS

M Series high-speed, monolithic integrated circuit logic modules employ TTL (transistor-transistor logic) integrated circuits which provide high speed, high fan out, large capacitance drive capability and excellent noise margins. The M Series includes a full digital system complement of basic modules which are designed with sufficient margin for reliable system operation at frequencies up to 6 MHz. Specific modules may be operated at frequencies up to 10 MHz. The integrated circuits are dual in-line packages.

The M Series printed circuit boards are identical in size to the standard FLIP CHIP™ modules. The printed circuit board material is double-sided providing 36-pins in a single height module. Mounting panels (H910 and H911) and 36-pin sockets (H803 and H808) are available for use with M Series modules. Additional information concerning applicable hardware may be found in the Power Supply & Hardware and Accessories section of this handbook.

M Series modules are compatible with Digital's K Series and, through the use of level converters, are compatible with all of Digital's other standard negative voltage logic FLIP CHIP® modules.

TTL NAND GATE

The basic gate of the M Series is a TTL NAND GATE. Figure 1 is the basic two input NAND gate schematic diagram. The circuit is divided into 3 major sections, the multiple emitter input, the phase splitter and the totem pole output circuit. The two diode model of a transistor shown in Figure 2 will be used in the analysis of the circuit. A forward biased silicon junction (i.e. diode) gives a voltage drop of about 0.75 volts and a saturated silicon transistor has a collector emitter voltage of 0.4 volts average. These two figures will be used throughout the following discussion.

With either input at the LO logic level (0.0V-0.8V) the multiple emitter input transistor will be ON with its base residing at about 0.75 + 0.4 = 1.15 volts. The three diode string consisting of Q1's base collector diode, Q2's base emitter diode, and Q3's base emitter diode will have only 1.15 volts across it and will therefore be conducting only leakage currents (0.75 + 0.75 + 0.75 = 2.25 volts required for forward bias). With no current flowing into the base emitter junction of Q1, the transistor will be OFF and its collector emitter voltage is allowed to rise. Similarly with no current flowing in the base emitter diode of Q1 the transistor is OFF and its collector emitter voltage is allowed to rise. When both Q1 and Q2 are OFF, Q3 is freed to pull the output voltage to a HI level. The voltage levels present in the circuit with one or more LO inputs is shown in Figure 4.

If both inputs are HI (2.4-3.6 volts) the head of the three diode string will reside at about 2.25 volts and there will be a current path from the 4K base resistor on the input transistor through the diode string to ground as shown in Figure 5. With current flowing in the base emitter junctions of both Q1 and Q2, both transistors will be turned ON. Q1 is held OFF whenever Q2 is ON. The output is driven LO (0.0V-0.4V) by transistor Q3. The voltage levels present in the circuit with both inputs HI and are shown in Figure 6.
Figure 1  TTL NAND Gate Schematic Diagram

Figure 2  Two Diode Model For Transistor

Figure 3  Diode Equivalent NAND Gate Circuit, One Input LO
Figure 4  TTL NAND Gate Schematic Diagram, One Input LO

Figure 5  Diode Equivalent NAND Gate Circuit, Both Inputs HI

Figure 6  TTL NAND Gate Schematic Diagram, Both Inputs HI
OPERATING CHARACTERISTICS

Power Supply Voltage: 5 Volts ± 5%

Operating Temperature Range: 0° to 70°C

Speed: M Series integrated circuit modules are rated for operation in a system environment at frequencies up to 6 MHz. Specific modules may be operated at higher frequencies as indicated by the individual module specifications.

LOGIC LEVELS AND NOISE MARGIN

A gate input will recognize 0.0 volts to 0.8 volts as logical LO and 2.0 volts to 3.6 volts will be recognized as a logical HI. An output is between 0.0 volts and 0.4 volts in the logical LO condition. The logical HI output condition is between 2.4 volts and 3.6 volts. Figure 7 shows diagrammatically the acceptable transistor-transistor logic levels. The worst case noise margin is 400 millivolts that is, an output would have to make at least a 400 millivolt excursion to cause an input which is connected to it to go into the indetermined voltage region. For instance if an output were at 0.4 volts (worst case logical LO) there would have to be a +400 mv swing in voltage to cause inputs connected to it to go into their indetermined region.

Input and Output Loading: The input loading and output drive capability of M Series modules are specified in terms of a specific number of unit loads. Typically the input loading is one unit, however certain modules may contain inputs which will present greater than one unit load. The typical M Series module output will supply 10 unit loads of input loading. However, certain module outputs will deviate from a 10 unit load capability and provide more or less drive. Always refer to the individual module specifications to ascertain actual loading figures.

Unit Load: In the logic 0 state, one unit load requires that the driver be able to sink 1.6 milliamps (maximum) from the load's input circuit while maintaining an output voltage of equal to or less than +0.4 volts. In the logic 1 state, one unit load requires that the driver supply a leakage current 40 microamps (maximum) while maintaining an output voltage of equal to or greater than +2.4 volts.

Timing: M Series pulse sources provide sufficient pulse duration to trigger any M Series flip-flop operating within maximum propagation delay specifications. Detailed timing information appears later in this section and in the module specifications.
NAND Logic Symbol: Logic symbology used to describe M Series modules is based on widely accepted standards. Logic symbols and a truth table for the NAND gate are shown in Figure 8.

![NAND Logic Symbol Diagram]

![NAND Truth Table]

Figure 8  NAND Gate Logic Symbol and Truth Table

The first symbol is visually more effective in applications where two high inputs are ANDed to produce a low output. The second symbol better represents an application where low inputs are ORed to produce a high output.

**TTL AND/NOR GATE**

With a few modifications, the basic TTL NAND gate can perform an AND/NOR function useful in exclusive OR, coincidence, line selection and NOR gating operations. The modified circuit is shown in simplified form in Figure 9.
**Circuit Operation:** The basic elements of the TTL NAND gate are used without modification. The phase-splitter (Q2) is paralleled with an identical transistor (Q6), also controlled by multiple-emitter input transistor which receives two additional inputs, C and D. When either of the input pairs are high, the phase inverter operates to switch the output voltage low. Circuit performance is essentially identical to the TTL NAND circuit.

**AND/NOR Logic Symbol:** The logic symbols for the AND/NOR gate are shown and defined in Figure 10.

**NOR Configuration:** The AND/NOR gate can perform a straight NOR function if the AND gate inputs are tied together as shown in Figure 11.
NAND GATE FLIP-FLOPS
RS Flip-Flop: A basic Reset/Set flip-flop can be constructed by connecting two NAND gates as shown in Figure 12.

<table>
<thead>
<tr>
<th>PREVIOUS STATE</th>
<th>INPUT CONDITION</th>
<th>RESULT</th>
</tr>
</thead>
<tbody>
<tr>
<td>L L</td>
<td>SET</td>
<td>H H</td>
</tr>
<tr>
<td>H L</td>
<td>RESET</td>
<td>L L</td>
</tr>
<tr>
<td>L H</td>
<td>SET</td>
<td>H H</td>
</tr>
<tr>
<td>H L</td>
<td>RESET</td>
<td>L H</td>
</tr>
<tr>
<td>L L</td>
<td>SET</td>
<td>NO CHANGE</td>
</tr>
<tr>
<td>H L</td>
<td>RESET</td>
<td>NO CHANGE</td>
</tr>
<tr>
<td>L H</td>
<td>SET</td>
<td>NO CHANGE</td>
</tr>
<tr>
<td>H L</td>
<td>RESET</td>
<td>H H*</td>
</tr>
<tr>
<td>H L</td>
<td>SET</td>
<td>H H*</td>
</tr>
</tbody>
</table>

Ambiguous state: In practice the input that stays low longest will assume control.

CLOCKED NAND GATE FLIP-FLOPS
The Reset-Set flip-flop can be clock-synchronized by the addition of a two-input NAND gate to both the set and the reset inputs. (See Figure 13.) One of the inputs of each NAND is tied to a common clock or trigger line.

Figure 13  Clocked NAND Gate Flip-Flop
A change of state is inhibited until a positive clock pulse is applied. The ambiguous case will result if both the set and reset inputs are high when the clock pulse occurs.

**M SERIES GENERAL-PURPOSE FLIP-FLOPS**

Two types of general-purpose flip-flops are available in the M Series, both of which have built-in protection against the ambiguous state characteristic of NAND gate flip-flops.

**FLIP-FLOP CLOCK INPUT SYMBOLS**

The D type flip-flop is a true leading (positive going voltage) edge triggered flip-flop and the D input is locked out until the clock input returns to low. The symbol to indicate this function will be as follows:

![D Type Flip-Flop Clock Symbol](image)

The operation of the J-K type flip-flop is to transfer the information present at the J and K inputs just prior to and during the clock pulse to the master flip-flop when the threshold is passed on the leading (positive going voltage) edge of the clock pulse. The information stored in the master flip-flop is transferred to the slave flip-flop, and consequentially to the outputs, when the threshold is passed on the trailing (negative going voltage) edge of the clock pulse. The symbol to indicate this function will be as follows:

![J-K Type Flip-Flop Clock Symbol](image)

**D Type Flip-Flop**: The first of these is the D type flip-flop shown in Figure 14. In this element, a single-ended data input (D) is connected directly to the set gate input. An inverter is provided between the input line (D) and the reset input. This ensures that the set and reset levels cannot be high at the same time.

![Logic Symbol](image)
The flip-flop proper employs three-input NAND gates to provide for dc set and reset inputs.

D type flip-flops are especially suited to buffer register, shift register and binary ripple counter applications. Note that D type devices trigger on the leading (or positive going) edge of the clock pulse. Once the clock has passed threshold, changes on the D input will not affect the state of the flip-flop due to a lockout circuit (not shown).

A characteristic of the D type flip-flop which is not illustrated in the NAND gate equivalent circuit is the fact that the D input is locked out after the clock input threshold voltage on the leading (positive going voltage) edge of the clock has been passed. The D input is not unlocked until the clock input threshold voltage of the trailing (negative going voltage) edge has been passed.
"MASTER-SLAVE J-K FLIP-FLOP"

The two unique features of a J-K flip-flop are: A) a clock pulse will not cause any transition in the flip-flop if neither the J nor the K inputs are enabled during the clock pulse, and B) if both the J and the K inputs are enabled during the clock pulse, the flip-flop will complement (change states). There is no indeterminate condition in the operation of a J-K flip-flop.

A word of caution is in order concerning the clock input. The J and K inputs must not be allowed to change states when the clock line is high, the output will complement on the negative going voltage transition of the clock. It is for this reason that the clock line must be kept low until it is desired to transfer information into the flip-flop and no change in the states of the J and K inputs should be allowed when the clock line is high.

The J-K flip-flops used are master-slave devices which transfer information to the outputs on the trailing (negative going voltage) edge of the clock pulse. The J-K flip-flop consists of two flip-flop circuits, a master flip-flop and a slave flip-flop. The information which is present at the J and K inputs when the leading edge threshold is passed and during the clock high will be passed to the master flip-flop (The J and K inputs must not change after the leading edge threshold has been passed). At the end of the clock pulse when the threshold of the clock is passed during the trailing (negative going voltage) edge, the information present in the master flip-flop is passed to the slave flip-flop. If the J input is enabled and the K input is disabled prior to and during the clock pulse, the flip-flop will go to the ‘‘1’’ condition when the trailing edge of the clock occurs. If the K input is enabled and the J input is disabled prior to and during the clock pulse, the flip-flop will go to the ‘‘0’’ condition when the trailing edge of the clock pulse occurs. If both the J and K inputs are enabled prior to and during the clock pulse, the flip-flop will complement when the trailing edge of the clock pulse occurs. If both the J and K inputs are disabled prior to and during the clock pulse, the flip-flop will remain in whatever condition existed prior to the clock pulse when the trailing edge of the clock pulse occurs.

![Figure 15. Master-Slave J-K Flip-Flop](image)

17
Figure 16 shows a functional block diagram of a master slave J-K flip-flop using NAND gates. Gates C and D are the master flip-flop. Gates G and H are the slave flip-flop. Gates A and B are the steering network of the master flip-flop and the steering network for the slave flip-flop is comprised of gates E, F, and I. The 1 output of the master flip-flop is point X. The operation of the flip-flop will be studied by examining the "1" to "0" transition of the flip-flops, with both the J and the K inputs enabled with a HI level before the clock pulse. When the leading edge of a HI clock pulse occurs, gate B will be enabled with three HI inputs. This will provide a RESET signal for the master flip-flop which will then go to the "0" condition. The slave flip-flop remains in the "1" condition while the clock pulse is HI because gate I is providing a LO signal to both gates E and F, thereby blocking inputs to the slave flip-flop. When the trailing edge of the clock pulse occurs, gate F will be enabled with a HI level at both its inputs and a RESET signal will be provided to the slave flip-flop, which will then go to the "0" condition. The next clock pulse, with both the J and K enabled, would cause the master flip-flop to go to the "1" condition on the leading edge of the clock pulse and cause the slave flip-flop to go to the "1" condition on the trailing edge of the pulse. Figure 16 is a truth table for the J-K flip-flop showing all eight possible initial conditions.

<table>
<thead>
<tr>
<th>INITIAL CONDITIONS</th>
<th>FINAL CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUTPUTS</td>
<td>INPUTS</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>LO</td>
<td>HI</td>
</tr>
<tr>
<td>LO</td>
<td>HI</td>
</tr>
<tr>
<td>LO</td>
<td>HI</td>
</tr>
<tr>
<td>LO</td>
<td>HI</td>
</tr>
<tr>
<td>HI</td>
<td>LO</td>
</tr>
<tr>
<td>HI</td>
<td>LO</td>
</tr>
<tr>
<td>HI</td>
<td>LO</td>
</tr>
<tr>
<td>HI</td>
<td>LO</td>
</tr>
</tbody>
</table>

Figure 16. Master-Slave J-K Flip-Flop Truth Table
UNUSED INPUTS (GATES AND FLIP-FLOPS)
Since the input of a TTL device is an emitter of a multiple-emitter transistor, care must be exercised when an input is not to be used for logic signals. These emitters provide excellent coupling into the driving portions of the circuit when left unconnected. To insure maximum noise immunity, it is necessary to connect these inputs to a source of Logic 1 (High). Two methods are recommended to accomplish this:

1. Connect these inputs to a well filtered and regulated source of ±3 volts. Pins U1 and V1 are provided on the M113, M117, M119, M121, M617, and M627 for this purpose.

2. Connect these inputs to one of the active inputs on the same gate. This results in a higher leakage current due to the parallel emitters and should be considered as an additional unit load when calculating the loading of the driving gate.

Connection of unused inputs to the supply voltage, Vcc, is not advisable, since power supplies are subject to transients and voltage excursions which could damage the input transistor.

TIMING CONSIDERATIONS
Standard Timing Pulse: In digital system design, a reference for system timing is usually required. The M Series modules M401 or M405 produces a standard pulse which provides such a reference. The standard pulse derived from each of these two modules is shown in Figure 17.

![Figure 17. Standard Pulse](image-url)
NAND Gate and Power Amplifier Propagation Delays: The standard pulse (Figure 17) is distributed throughout a system in negative form to maintain the leading edge integrity. (Since the TTL gate drives current in the logic 0 state, the falling edge is more predictable for timing purposes.) However, the standard pulse is of the wrong polarity for use as a clocking input to the type D and J-K flip-flops, requiring the use of a local inverter. Ordinarily, a NAND inverter is adequate. Where high fan-out is necessary, a M617 Power NAND is preferred.

For applications requiring both high fan-out and critical timing the M627 Power Amplifier is available. This module contains extremely high-speed gates which exhibit turn-on times differing by only a few nanoseconds.

Simultaneity is desirable in clock or shift pulses distributed to extended shift registers or synchronous counters.

Delays introduced by inverting gates and power amplifiers are illustrated in Figure 18. (Delays are measured between threshold points.)

![Diagram of NAND Pulse and Power Amplifier Delays]

<table>
<thead>
<tr>
<th>DELAY (NANOSECONDS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>t\text{on}</td>
</tr>
<tr>
<td>TYP.</td>
</tr>
<tr>
<td>18</td>
</tr>
<tr>
<td>7</td>
</tr>
</tbody>
</table>

Figure 18. NAND Gate and Power Amplifier Delays
Flip-Flop Propagation Delays: D type flip-flops trigger on the leading or rising edge of a positive clock pulse; the propagation delay is measured from the threshold point of this edge. The set-up time of the D flop is also measured from this threshold point. Data on the D input must be settled at least 20 nanoseconds prior to the clock transition. The advantage of the D-flip-flop, however, is that the leading edge triggering allows the flip-flop AND gates to propagate while the clock pulse is still high. Figure 19 illustrates this situation.

![Diagram of D Type Flip-Flop Timing]

Figure 19. D Type Flip-Flop Timing

JK type flip-flops are, in effect, trailing edge triggering devices as explained previously. The only restriction on the J and K inputs is that they must be settled by the time that the rising edge occurs. Timing is shown in Figure 20.

![Diagram of J-K Flip-Flop Timing]

Figure 20. J-K Flip-Flop Timing
When using the dc Set or Reset inputs of either flip-flop type, propagation delays are referenced to the falling edge of the pulse. This is due to the inverted sense of these inputs. When resetting ripple type counters (where the output of one flip-flop is used as the trigger input to the next stage) the reset pulse must be longer than the maximum propagation delay of a single stage. This will ensure that a slow flip-flop does not introduce a false transition, which could ripple through and result in an erroneous count.

**One-Shot Delay:** Calibrated time delays of adjustable duration are generated by the M302 Delay Multivibrator. When triggered by a level change from a logical one to a logical zero, this module produces a positive output pulse that is adjustable in duration from 50 to 750 nsec with no added capacitance. Delays up to 7.5 milliseconds are possible without external capacitance. (See M302 specification.) Basic timing and the logic symbol are shown in Figure 21. The 100 picofarad internal capacitance produces a recovery time of 30 nsec. Recovery time with additional capacitance can be calculated using the formula:

\[
t_n = \frac{30 \times C_{\text{Total}} \times \text{nsec}}{100}
\]

![Logic Symbol](image)

**Figure 21. One-Shot Delay Timing and Logic Symbol**

**SYSTEM OPERATING FREQUENCY**

Although individual propagation delays are significant in the design of digital logic, even more important is the maximum operating frequency of a system which is composed of these individual modules. Specifically designed systems may be operated at 10 MHz, but a more conservative design may result in a somewhat lower operating speed. M Series modules can be designed into a system with a 6 MHz clock rate with relative ease. This system frequency is derived by summing the delays in a simple logic chain:
1. A standard clock pulse width of 50 nsec is assumed. This period is measured from the threshold point of the leading edge to the threshold point of the trailing edge.

2. One flip-flop propagation delay of 35 nsec from the trailing edge of the clock pulse to the threshold point of the final state of the flip-flop is allowed.

3. Two gate-pair delays of 30 nsec each are assumed. (A gate-pair consists of two inverting gates in series.) Two gate-pair delays are usually required to perform a significant logic function with a minimum of parallel operations. The two gate-pair delays total 60 nsec.

The time necessary to perform these operations before the next occurrence of the clock pulse is the sum of the delays; $50 + 35 + 60$, or 145 nsec. Allowing 20 nsec for variations within the system, the resulting period is 165 nsec, corresponding to a 6 MHz clock rate. This timing is demonstrated in Figure 22.

![Diagram showing clock pulse and flip-flop delays](image)

Figure 22. Delays Determining System Operating Frequency

Substitution of a D type flip-flop results in a similar timing situation. In a system using both D and J-K flip-flops, note that the D flip-flop triggers on the leading edge of the clock pulse and the J-K flip-flop triggers on the trailing edge. When calculating system timing using D flip-flops, remember that the flip-flop inputs must be settled at least 20 nsec prior to the occurrence of the clock pulse.

Preparation of a timing diagram that considers delays introduced by all logic elements will aid the designer in achieving predictable system performance.
For convenient drawing of neat block diagrams, to supplement the DEC drawing template, self sticking matte-surface appliques lift from backing with a sharp knife.

<table>
<thead>
<tr>
<th>DIAGRAMS</th>
<th>MODULES</th>
<th>APPLIQUE TYPE</th>
</tr>
</thead>
<tbody>
<tr>
<td>12 2-input NOR, 2-input NAND</td>
<td>M101, M113, K113, M141</td>
<td>DRT-1-47</td>
</tr>
<tr>
<td>10 2-input NAND, 2-input NOR</td>
<td>M112</td>
<td>DRT-1-03</td>
</tr>
<tr>
<td>8 4-input NOR, 4-input NAND</td>
<td>M117, M617, M627</td>
<td>DRT-1-35</td>
</tr>
<tr>
<td>10 8-input NOR, 8-input NAND</td>
<td>M119</td>
<td>DRT-1-51</td>
</tr>
<tr>
<td>9 4-input AND/NOR, 4-input NOR/AND</td>
<td>M121, M160</td>
<td>DRT-1-25</td>
</tr>
<tr>
<td>3 Binary to Octal/Decimal Decoder</td>
<td>M161</td>
<td>DRT-1-20</td>
</tr>
<tr>
<td>24 JK Flip-flops</td>
<td>M203, M206, M207</td>
<td>DRT-1-23</td>
</tr>
<tr>
<td>16 JK Flip-flops with gates</td>
<td>M204</td>
<td>DRT-1-22</td>
</tr>
<tr>
<td>3 8-bit Buffer/Shift Register</td>
<td>M208</td>
<td>DRT-1-41</td>
</tr>
<tr>
<td>18 Level Converters</td>
<td>M502, M652</td>
<td>DRT-1-39</td>
</tr>
<tr>
<td>10 NOR Level Converters</td>
<td>M506</td>
<td>DRT-1-52</td>
</tr>
<tr>
<td>10 NAND Level Converters</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7 NOR Pulse Amplifiers</td>
<td>M602, M650</td>
<td>DRT-1-34</td>
</tr>
<tr>
<td>7 AND Pulse Amplifiers</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2 12-input AND/NOR</td>
<td>M160, M302, M401</td>
<td>DRT-1-21</td>
</tr>
<tr>
<td>2 12-input NOR/AND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2 Timers, 2 clocks</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

PRICE: $1.50/sheet
M117, M617, M627

M121, M160

M119

M203, M206, M207

M204
Twenty module boards are drilled simultaneously from a computer-generated coordinate tape. Other pantograph-controlled machines drill up to 200 boards simultaneously from a computer-generated template.
To hold unused M-Series TTL gate inputs high, the M002 provides 15 outputs at +3 Volts (Logic 1), on pins D2 through V2. Up to 10 unused M-Series gate inputs may be connected to any one output. If a M002 circuit is driven by a gate, it appears as two TTL unit loads or 3.2 mA. at ground.

**Power:** +5 V at 16 mA. (max)

**Size:** Standard, single height, single width FLIP CHIP module.

| M002 — $10 |
M040 Solenoid Driver

These high current drivers can drive relays, solenoids, stepping motor windings, or other similar loads. The output levels are -2 Volts and a more negative voltage determined by an external power supply. One terminal of the load device should be connected to the external power source, the other to the driver output. There are two drivers per module.

Pin V2 of the driver module must be connected to the external supply so that the drivers will be protected from the back voltage generated by inductive loads. If the wire to the power supply is more than 3 feet long it may have to be by-passed at the module with an electrolytic capacitor to reduce the short over-shoot caused by the inductance of the wire. If pin V2 is connected to the supply through a resistor, the recovery time of inductive loads can be decreased at a sacrifice in maximum drive voltage capability. Maximum rated supply voltage less actual supply voltage should be divided by load current to find the maximum safe resistance. When both circuits on a module are used, the load current for the above calculation is the sum of the currents.
Inputs: Each input presents one unit load.

Outputs: The M040 has maximum ratings of —70 Volts and 0.6 amp. Typical delay for the circuit is 5 μsec. No more than two circuits should be paralleled to drive loads beyond the current capabilities of single circuits.

Grounding: High current loads should be grounded at pin C2 of the M040. —15 Volts at 9 mA. (max)

Power: +5 Volts at 47 mA. (max)

The external voltage supply must provide the output current of the two drivers. (1.2 amps. max.)

Size: Standard, single height, single width FLIP CHIP module.

Note: Refer to K Series driver modules for increased current drive, increased voltage breakdown or AC current drive capability.
50 MA. INDICATOR DRIVER
M050

The M050 contains twelve transistor inverters that can drive miniature incandescent bulbs such as those on an indicator panel. It is used to provide drive current for a remote indicator, such as Drake 11-504, Dialco 39-28-375, or Digital Indicator type 4908, or level conversion to drive 4917 and 4918 indicator boards (See the Hardware Section.) A low level on the input of the driver causes current to flow in the output.

**Inputs:** Each input presents two unit loads.

**Outputs:** Each output is capable of driving 50 ma. into an external load connected to any voltage between ground and −30 Volts.

**Power:** +5 Volts at 47 mA. (max)
−15 Volts at 16 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.

**Note:** For those applications requiring the sinking of current, refer to K Series.

**M050—$31**
The M051 contains twelve level converters that can be used to shift M and K Series logic levels to negative logic levels of ground and —3 Volts. A grounded input on the driver causes the output to be grounded.

**Inputs:** Each input presents two TTL unit loads.

**Outputs:** The output consists of an open collector PNP transistor and can drive 20 mA to ground —6V maximum may be applied to the output.

**Power:** +5V at 47 mA. (max.); —15V at 16 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.
The M100 Bus Data Interface contains fifteen circuits for convenient reception of data from the PDP-8, PDP-8/I negative voltage bus. It is pin compatible with the M101 Positive Bus Data Interface.
The loading presented to the negative voltage bus differs from that loading using the standard negative bus modules (i.e., R107, R111) in that the data lines are loaded only if the appropriate device is selected. The option select output of the M102 must be connected to the strobe input pin, C1, of the M100.

The enabling line of the M100 cannot be used as a strobe line. The output signals are indeterminant for a period of 200 nsec after the enabling line has become true.

**Inputs:** All outputs will drive 10 TTL unit loads.

**Conversion:** Logic Diagram: An active voltage is a True State, i.e., $-3 \text{ V or } +3 \text{V} = \text{“1”}$. A ground is a True State.

A data input of $-3 \text{V}$ will yield an output of $+3 \text{V}$ when C1 is gated by a positive voltage logic “1” of $+2.4 \text{ Volts}$.

**Threshold switching level:** $-1.5 \text{V. typ.}$

**Propagation delay:** 40 nsec typ.

**Power:** $+5 \text{ Volts at 60 ma. (max.)}; \quad -15 \text{ Volts at 10 mA. (max.)}$

**Size:** Standard, single height, single width FLIP CHIP module.

---

M100 — $50$
The M101 contains fifteen, two-input NAND gates arranged for convenient data strobing off of the PDP8/I or PDP8/L positive bus. One input of each gate is tied to a common line so that all data signals on the second input of each gate can be enabled simultaneously. The M101 can also be used as inverters or a data multiplexer. All data inputs are protected from a negative of more than —0.8 Volts.

Inputs: Each data signal input presents one TTL unit load. The common line input presents fifteen unit loads.

Outputs: Each output can drive ten unit loads.

Power: $\pm 5V$ at 82 mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.
The M102 is used to decode the six device address bits transmitted in complementary pairs on the negative bus of the PDP-8, PDP-8/I. The outputs of the M102 are compatible with M Series TTL logic. The M102 is pin compatible with the M103 Positive bus device selector with the exception of the address inputs. The true state of the BMB outputs of the PDP-8 and PDP-8/I are defined as ground where the true states of the PDP-8/I positive bus and PDP-8/L are defined as an active voltage state. This fact requires that the complement of the address bits used for an M103 must be connected to the M102.
As the address complement is tied to the pins D2, E2, F2, H2, J2, K2, an M103 may be directly substituted for an M102 when changing from a negative to a positive bus.

**Inputs:** U2 represents 1.25 TTL unit loads, J1, M1 represents 1 TTL, P1, R1, S1, U1, M2 and T2 standard levels of −3Volts and ground. Input load is 1 mA. shared among the inputs that are at ground.

P2, R2, S2, H1 and L1
- 0.2 mA. when V in = 0V
- 0.0 mA. when V in = −3V
  Property Delay 40 nsec typ.

**Outputs:** K1 and N1 can drive 10 TTL unit loads. A1, B1, C1, D1, E1, F1 can each drive 37 TTL unit loads. V2 can drive 16 TTL unit loads.

**Conversion:** Logic Diagram. An active voltage is a True State, i.e., −3V or +3V = “1”. A ground is a False State.

**Power:** ±5 Volts at 130 mA. (max.); −15 Volts at 40 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.
The M103 is used to decode the six device bits transmitted in complement pairs on the positive bus of the PDP8/I and PDP8/L. Selection codes are obtained by selective wiring of the bus signals to the code select inputs D2, E2, F2, H2, J2, and K2. This module also includes pulse buffering gates for the IOP signals found on the positive bus of the above computers. Two two-input NAND gates are also provided for any additional buffering that is required.
Inputs: All inputs which receive positive bus signals are protected from negative voltage undershoot of more than $-0.8\text{V}$.

The following inputs each present one TTL unit load D2, E2, F2, H2, J2, K2 H1, J1, L1, and M1. Inputs P2, R2, and S2 present 2.5 TTL unit loads. Inputs U2, L2 and N2 each present 1.25 unit loads. These inputs need not be tied to a source of logic 1 when not used.

Outputs: Gate outputs K1 and N1 can each drive ten TTL unit loads.

Pulse buffering outputs A1, B1, C1, D1, E1 and F1 can each drive 37 TTL unit loads.

The Option Select output can drive 16 TTL unit loads.

Power: +5 Volts at 110 mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.
The M105 is used in PDP-11 device interfaces to control the flow of data between the device registers and the UNIBUS. It provides gating signals for up to four device registers that indicate a register is being referenced and three control signals that indicate the path for data flow.

The selector decodes the 18-bit address A<17:00> as follows: A<17:13> defines the memory "page" assigned to peripheral devices (external bank) and must all be asserted. A<12:03> is determined by jumpers on the card.
When the jumper is "in" the selector will look for a zero on that address line. A02 and A01 provide a coding array for the four SELECTED addresses. A00 is for byte control.

Signals for gating control are determined by decoding A00, C1, and C0. The signals obtained are: IN, OUT LOW, and OUT HIGH.

\[
\begin{align*}
\text{IN} & = \text{DATI} + \text{DATIP} \\
\text{OUT LOW} & = \text{DATO} + (\text{DATOB} \cdot \text{A00}) \\
\text{OUT HIGH} & = \text{DATO} + (\text{DATOB} \cdot \text{A00})
\end{align*}
\]

IN is used to gate data from a device register onto the bus. OUT LOW is used to gate D <07:00> into the low byte of a device register. OUT HIGH is used to gate D <15:08> into the high byte of a device register.

In relation to bus control, the M105 is actually the "slave" in the relationship when data transfer occurs on the Unibus.

SSYN is asserted whenever it sees its address being referenced and MSYN is asserted. SSYN is negated when MSYN is negated. There is an approximate 100 nsec. delay between receiving MSYN and the assertion of SSYN to allow for decoding.

**Input Loading:** One UNIBUS receiver load\(^*\) (each)  
- 8.2 mA (max.)  
- 66 mA (max.)

\(^*\)A UNIBUS receiver is characterized at:
- <1.4V at 25\(\mu\)A (max.)  
- >2.5V at 160\(\mu\)A (max.)

**Output Drive:** Ten TTL units loads (each)  
- SELECT 0,2,4,6  
- OUT HIGH, LOW

Eight TTL unit loads  
One Unibus driver load\(^*\)  
- BUS SSYN

\(^*\)A UNIBUS driver load is characterized at:
- <0.8V at 50mA (max.)  
- 25\(\mu\)A (max.)  

**Power:** +5 Volts at 338 mA (max.)
EXT GND is used for testing purposes and should be tied to ground in normal operation.

SSYN INHIBIT can be left open when not used.

**Size:** Extended length, single height, single width FLIP CHIP module.

---

M105—$65
The M107 is a device selector which, by the use of extended decoding of the BMB lines 9 through 11, will provide seven discrete IOT pulses. Five additional IOT pulse outputs are provided to allow the user to reduce software requirements by the combining of IOT codes. The IOT instruction and the IOP times at which the various IOT pulses occur at the module pins are outlined in the following chart:

<table>
<thead>
<tr>
<th>Module Pin</th>
<th>IOT</th>
<th>AT IOP TIME</th>
</tr>
</thead>
<tbody>
<tr>
<td>BH2</td>
<td>1 - 1</td>
<td>X</td>
</tr>
<tr>
<td>BM2</td>
<td>2 - 2</td>
<td>X</td>
</tr>
<tr>
<td>BJ2</td>
<td>3 - 1</td>
<td>X</td>
</tr>
<tr>
<td>BN2</td>
<td>3 - 2</td>
<td>X</td>
</tr>
<tr>
<td>BS2</td>
<td>4 - 4</td>
<td>X</td>
</tr>
<tr>
<td>BK2</td>
<td>5 - 1</td>
<td>X</td>
</tr>
<tr>
<td>BT2</td>
<td>5 - 4</td>
<td>X</td>
</tr>
<tr>
<td>BP2</td>
<td>6 - 2</td>
<td>X</td>
</tr>
<tr>
<td>BU2</td>
<td>6 - 4</td>
<td>X</td>
</tr>
<tr>
<td>BL2</td>
<td>7 - 1</td>
<td>X</td>
</tr>
<tr>
<td>BR2</td>
<td>7 - 2</td>
<td>X</td>
</tr>
<tr>
<td>BV2</td>
<td>7 - 4</td>
<td>X</td>
</tr>
</tbody>
</table>

Example: If an IOP-7 is issued, IOT pulses will exist only at output pins BL2 (7-1), BR2 (7-2) and BV2 (7-4). IOT pulses will not exist at any other output pin.

The M107 also contains two flag flip-flops which may be directly cleared or set. The outputs of the flag flip-flops are connected to the skip and program interrupt lines. Interrogation of the flags is accomplished by IOT 1 - 1 for flag 1 and IOT 2 - 2 for flag 2.

The M107 also provides two inputs to accomplish the “clear the accumulator” function.

**INPUTS:** Pins — AD2, AE2, AF2, AH2, AJ2, AK2, AA1, AB1, AC1, AL2, AV2, BF2,
Present one TTL load

Pins — BD2, BE2, AM2, AN2, AP2, AU2, AS2
Present 1.25 TTL load.

Pins — AR2, AT2 resent 2 TTL loads.
Outputs: Option Select Pin AD1 can drive 13 TTL loads. Bus driver outputs pins BP1, BS1, and BR1 are open collector NPN transistors and can sink 30 ma. at ground. The maximum voltage applied to these outputs must not exceed +20 Volts and each output is diode protected against negative undershoot in excess of -0.9 Volts.

All other outputs will drive up to 35 TTL loads.

Power: +5V at 245 mA. (maximum).

Size: Standard, double height, single width FLIP CHIP module.
The M108 is a single height module and contains three flag flip-flops. Each flag flip-flop may be independently cleared or all flip-flops may be cleared simultaneously.

The output of each flag flip-flop is gateable and are open collector “OR”ed to the Program Interrupt bus.

The output of each flag flip-flop is passed through a gate and open collector to the skip bus. This facility allows the user to test for a flag.

The “0” side of each flip-flop has been extended to module pins for peripheral control.

Each flip-flop may be independently set by the application of the leading (positive going voltage) edge of a pulse or level to the clock inputs.

If use of the Program Interrupt feature is not desired, the ENABLE inputs (D2, E2, F2) must be connected to ground. If Program Interrupt is desired, no connections to the ENABLE inputs are required.

**Inputs:** K2, P2, U2, present 2 TTL loads. D2, E2, F2 present 1.25 TTL loads. All other inputs present 1 TTL load.

**Outputs:** L2, R2, V2 supply 9 TTL loads. R1 (P. I. Function) and S1 (Skip Function) are open collector NPN Transistors and will sink 100mA to ground. The voltage applied to these outputs must not exceed ±20 Volts.

**Power:** +5 Volts at 137 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.
Sixteen Inverters with input/output connections as shown.  
**Input:** Each input presents one unit load.  
**Output:** Each output can drive up to ten unit loads.  
**Power:** +5 Volts, 87 mA. (max.)  
**Size:** Standard, single height, single width FLIP CHIP module.

---

M111 — $22
The M112 contains ten positive NOR gates, each performing the function $A + B$. Pins U1 and V1 provide $+3$ Volts, each capable of holding High (Logic 1) up to 40 unused M-Series inputs.

**Input:** Each input presents one unit load.

**Output:** Each output can drive up to ten unit loads.

**Power:** $+5V$ at 50 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.
NAND GATES
M113, M115, M117, M119

M SERIES

M113 2-INPUT NAND GATES

M115 3-INPUT NAND GATES

POWER

\[ \text{A2} \rightarrow +5V \]

\[ \text{C2, T1} \rightarrow \text{GRD} \]

\[ \text{U1, V1} \rightarrow \text{UNUSED INPUTS} \]
These modules provide general-purpose gating for the M Series, and are most commonly used for decoding, comparison, and control. Each module performs the NAND function $A \cdot B \cdot \cdots \cdot N$, depending upon the number of inputs.
M113—Ten, two-input NAND gates that also may be used as inverters.

M115—Eight, three-input NAND gates.
M117—Six, four-input NAND gates.
M119—Three, eight-input NAND gates.

Unused inputs on any gate must be returned to a source of logic 1, for maximum noise immunity. In the M113, M117, M119, M121, M617 and M627 modules, two pins are provided (U1 and V1) as source of +3 volts for this purpose. Each pin can supply up to 40 unit loads.

M103, M111 and M002 provide additional sources of logic 1 level.

Typical propagation delay of M Series gates is 15 nsec.

Inputs: Each input presents one unit load.

Outputs: Each output is capable of supplying 10 unit loads.

Power:

M113: 71 mA.
M115: 41 mA.
M117: 41 mA.
M119: 19 mA.

Max. current at 5 Volts.

Size: Standard, single height, single width FLIP CHIP module.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>M113</td>
<td>$18</td>
</tr>
<tr>
<td>M115</td>
<td>$18</td>
</tr>
<tr>
<td>M117</td>
<td>$19</td>
</tr>
<tr>
<td>M119</td>
<td>$18</td>
</tr>
</tbody>
</table>
AND/NOR GATE M121

M121 AND/NOR GATES

The M121 module contains six AND/NOR gates which perform the function AB + CD. By proper connection of signals to the AND inputs, the exclusive OR, coincidence, and NOR functions can be performed.

Typical propagation delay of an M121 gate is 15 nsec.

Inputs: Each input presents one unit load to the driving module.

Outputs: Each output is capable of driving up to 10 unit loads.

Power: +5Volts at 50 mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.

M121 — $23
This module provides general purpose high speed gating for the M-Series. Maximum output propagation delay to a logic 1 or 0 is 10 nsec. The high speed characteristic of these gates frequently will solve tight timing problems in complex systems. Unused inputs on any gate must be returned to a source of logic 1 for maximum speed and noise immunity.

**Inputs:** Each input presents 1.25 unit loads.

**Outputs:** Each output is capable of driving 12.5 unit loads.

**Power:** +5V at 160 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.
All incoming components are 100% tested. Here, diodes are being tested automatically.
The M141 NAND/OR gate performs two levels of logic. The first is the NAND function which is identical to the M113 NAND gate. The second level is that of a wired OR for low logic levels. The two input NAND gate which is used in the M141 does not have the standard TTL output circuit, but only the lower half of the totem pole output. This allows the outputs of these gates to be connected together and to share a common pull-up resistor. Propagation delay through these gates is a maximum of 70 nsec.

The NAND/OR gates are arranged in four groups consisting of 4, 4, 3, and 1 two input NAND gates respectively. The outputs in each group are connected together which provide a wired OR for low levels. The function of these gates can be shown as:
By using one of the two inverters provided, a true AND/OR function can be realized. A maximum of four groups of gates can be connected together. Connection is made by merely connecting output pins together.

**Inputs:** Each input presents one unit load.

**Outputs:** Four gate outputs, each capable of driving 7 unit loads. The load resistor of each output presents 2 unit loads when connected to another output. For example, four groups are connected together, therefore 3 groups present two unit loads each to the fourth group, totalling 6 unit loads. This leaves 1 unit load capability. Each inverter output is capable of driving up to 10 unit loads.

**Power:** +5 Volts at 117 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.

M141 — $29
The M159 can perform 16 word-oriented arithmetic operations and 16 bit oriented logic functions. Arithmetic operations are performed on two 4-bit input words and an input carry to produce one 4-bit output word and a carry out. In the logic mode the M159 looks like four 2-input functional gates. Where N indicates one out of four, the output $F_N$ depends only on the inputs $A_n, B_n$, and the logic function code selected.

The M159 is fully cascadable. The CARRY OUT of the less significant M159 should be connected directly to the CARRY IN of the next more significant M159. The CARRY PROPAGATE and CARRY GENERATE output should be used with a carry look-ahead module or left unconnected.

The COMPARISON output goes high whenever all the “F” outputs go high. This output is open-collector so that it can be wire-AND connected when M159 modules are cascaded. An example of how this output can be used is shown in the table below.

When the arithmetic operation A minus B minus 1 is selected, the M159 can be used as a comparator.
The maximum propagation delay from the "A_n" or "B_n" bit input to the output bit "F_n" in the logic mode is 48 nsec. which does not change as M159's are cascaded. In the arithmetic mode, the maximum delay from the "A" or "B" word input to the "F" word output, CARRY OUT, or COMPARE is 50 nsec. which increases by 19 nsec. per additional cascaded M159 when carry look-ahead is not used. When carry look-ahead is used, the maximum additional delay is limited to 20 nsec. for up to three additional M159's.

Table of Logic Mode Operations
(MODE Input = 1)
(CARRY IN has no affect on Logic Mode Operations)

<table>
<thead>
<tr>
<th>Function</th>
<th>NOTE that F_n is complemented when the Function Selection Code is complemented</th>
<th>Complemented Function</th>
<th>SELECTION CODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>S3 S2 S1 S0</td>
<td>Bit F_n Equals</td>
<td>Bit F_n Equals</td>
<td>S3 S2 S1 S0</td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>(\bar{A}_n)</td>
<td>(A_n)</td>
<td>1 1 1 1</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>(\bar{A}_n \text{ AND } \bar{B}_n)</td>
<td>(A_n \text{ OR } B_n)</td>
<td>1 1 1 0</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>(\bar{A}_n \text{ AND } B_n)</td>
<td>(A_n \text{ OR } \bar{B}_n)</td>
<td>1 1 0 1</td>
</tr>
<tr>
<td>0 0 1 1</td>
<td>0</td>
<td>1</td>
<td>1 1 0 0</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>(\bar{A}_n \text{ OR } \bar{B}_n)</td>
<td>(A_n \text{ AND } B_n)</td>
<td>1 0 1 1</td>
</tr>
<tr>
<td>0 1 0 1</td>
<td>(\bar{B}_n)</td>
<td>(B_n)</td>
<td>1 0 1 0</td>
</tr>
<tr>
<td>0 1 1 0</td>
<td>((A_n \text{ AND } \bar{B}_n))</td>
<td>((A_n \text{ AND } B_n))</td>
<td>1 0 0 1</td>
</tr>
<tr>
<td>0 1 1 1</td>
<td>((\bar{A}_n \text{ AND } B_n))</td>
<td>((\bar{A}_n \text{ AND } \bar{B}_n))</td>
<td>1 0 0 0</td>
</tr>
</tbody>
</table>

Inputs: MODE A/L input presents 1 TTL unit load.
Each A or B bit input presents 3 TTL unit loads.
Each FUNCTION SELECT input presents 4 TTL unit loads.
CARRY IN input presents 5 TTL unit loads.

Outputs: Each output is capable of driving 10 TTL unit loads.

Power: +5V at 150 mA (max.)

Size: Standard, double height, single width FLIP CHIP module.
Table of Less Useful Arithmetic Mode Operations
(MODE Input = 0)

<table>
<thead>
<tr>
<th>Function</th>
<th>Word F Equals</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>CARRY IN = 1</td>
</tr>
<tr>
<td></td>
<td>S3  S2  S1  S0</td>
</tr>
<tr>
<td>0</td>
<td>0    0    0    0</td>
</tr>
<tr>
<td></td>
<td>0    0    0    1</td>
</tr>
<tr>
<td></td>
<td>0    0    1    0</td>
</tr>
<tr>
<td>0</td>
<td>0    0    1    1</td>
</tr>
<tr>
<td></td>
<td>0    1    0    0</td>
</tr>
<tr>
<td></td>
<td>0    1    0    1</td>
</tr>
<tr>
<td></td>
<td>0    1    1    0</td>
</tr>
<tr>
<td>0</td>
<td>0    1    1    0</td>
</tr>
<tr>
<td>1</td>
<td>0    1    1    1</td>
</tr>
<tr>
<td>1</td>
<td>0    0    0    0</td>
</tr>
<tr>
<td>1</td>
<td>0    1    0    0</td>
</tr>
<tr>
<td>1</td>
<td>0    0    1    1</td>
</tr>
<tr>
<td>1</td>
<td>1    0    0    0</td>
</tr>
<tr>
<td>1</td>
<td>1    0    1    0</td>
</tr>
<tr>
<td>1</td>
<td>1    1    0    0</td>
</tr>
<tr>
<td>1</td>
<td>1    1    1    1</td>
</tr>
</tbody>
</table>
### Table of Most Useful Arithmetic Mode Operations

**(MODE Input = 0)**

<table>
<thead>
<tr>
<th>Function</th>
<th>Word F Equals</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SELECTION CODE</strong></td>
<td><strong>CARRY IN = 1</strong></td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>WORD A</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>Minus 1 (2's Comp.)</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>A Minus B Minus 1</td>
</tr>
<tr>
<td>0 1 0 1</td>
<td>A Plus B</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>A Times 2</td>
</tr>
<tr>
<td>1 1 0 0</td>
<td>A Minus 1</td>
</tr>
<tr>
<td>1 1 1 1</td>
<td>A Minus 1</td>
</tr>
</tbody>
</table>

---

*M159—$35*
M160 AND/NOR GATES

The M160 module contains three general purpose AND/NOR gates which perform functions similar to the M121. By connecting signals to the AND inputs, these gates can be used to select and place on a single output any of several input signals.

Typical propagation delay of an M160 gate is 20 nsec.

Inputs: Each input presents one unit load

Outputs: Each output is capable of driving 10 unit loads

Power: 5 Volts at 30 mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.

M160 — $33
M161 BINARY TO OCTAL/DECIMAL DECODER

The M161 is a functional decoding module which can be used as a binary-to-octal or binary-coded decimal (8421 or 2421 codes) to decimal decoder. In the binary-to-octal configuration, up to eight M161's can be linked together to provide decoding of up to six bits. Three ENABLE inputs are provided for selective enabling of modules in decoders of more than one digit. In the octal mode, the bit $2^8$ input is connected to ground, which automatically inhibits the 8 and 9 outputs. Connections for a 5-bit binary/octal decoder (4 modules) are shown below. The figure assumes that the inputs to the decoder are the outputs of flip-flops such as FF2° (1), 1 output side; and FF2° (0), 0 output side.

The $2^8$ input may be of decimal value 2, 4, 6, 8 as long as illegal combinations are inhibited before connections to the inputs, and the 4-2-1 part of the code is in binary.

The propagation delay through the decoder is typically 55 nsec in the binary-to-octal mode, and 75 nsec in the BCD-to-decimal mode. The maximum delay in the BCD-to-decimal mode is 120 nsec, frequency-limiting this module to 8HMz when used in this fashion. The enable inputs can be used to strobe output data providing inputs $2^8$ — $2^7$ have settled at least 50 nsec prior to the input pulse.

Inputs: $2^8$ through $2^0$, 1 unit load each; ENABLE 1 through ENABLE 3, 2 unit loads each.

Outputs: Each positive output is capable of driving 10 unit loads, and each negative output, 9 unit loads.

Power: 5 Volts at 120 mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.

M161 — $55$
5-BIT BINARY/OCTAL DECODER

OUTPUTS ARE REPRESENTED IN OCTAL \(37_8 = 31_{10}\)

5-BIT BINARY/OCTAL DECODER
The M162 is a parity detector and contains two Parity Circuits. Each circuit indicates whether the Binary Data presented to it contains an ODD or EVEN number of ONES. The DATA and its complement are required as shown.

Indication of ODD PARITY is given by a High level of pins K1 and U2 respectively. Pins L1 and V2, when High, indicate EVEN PARITY or no input.

Input: Each input presents four unit loads.

Output: Pins L1 and V2 can each supply up to ten unit loads. Pin K1 and U2 can each supply up to six unit loads.

Power: +5 Volts at 102 mA. (max.)

Size: Standard, double height, single width FLIP CHIP module.
## 12-BIT MAGNITUDE COMPARATOR M168

**INPUTS**

<table>
<thead>
<tr>
<th>A &gt; B</th>
<th>A = B</th>
<th>A &lt; B</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>A &gt; B</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>A = B</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>A &lt; B</td>
</tr>
<tr>
<td>1 or 0</td>
<td>1</td>
<td>1 or 0</td>
<td>A &gt; B</td>
</tr>
<tr>
<td>1 or 0</td>
<td>1</td>
<td>1 or 0</td>
<td>A = B</td>
</tr>
<tr>
<td>1 or 0</td>
<td>1</td>
<td>1 or 0</td>
<td>A &lt; B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>A &gt; B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>A = B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>A &lt; B</td>
</tr>
</tbody>
</table>

**OUTPUTS**

<table>
<thead>
<tr>
<th>A &gt; B</th>
<th>A = B</th>
<th>A &lt; B</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

**Power**

- A2: +5V, 250mA (max.)
- C2, T1: GND
The M168 12-Bit Magnitude Comparator performs magnitude comparison of two 12-bit words. When the comparison inputs are not connected to the comparison outputs of another M168, the "A=B" input must be connected to a logical "1". The A>B and A<B inputs may individually be made a logic "1" or logic "0". However, connecting both these inputs to GND, a logic "0" is recommended.

The M168 Comparator may be cascaded to compare longer words. The outputs T2, U2, and V2 should be connected to the corresponding inputs of the next comparator which are A1, B1, and C1 respectively. The inputs of the first comparator must all be made a logical "1".

The propagation delay time from Data (A and B) to outputs is 48 nsec typical and 72 nsec maximum for one unit.

When cascading the total typical time is 48 nsec plus 36 nsec per additional unit. The total maximum time is 72 nsec plus 54 nsec per additional unit.

**Inputs:** A > B and A < B (A1 and C1) each present 1 unit load.
              A = B, Word A, and Word B inputs each present 3 unit loads.

**Outputs:** Each output can drive 10 unit loads.

**Power:** +5 Volts, 250 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.
M169 GATING MODULE

The M169 provides a general gating function, and may be used as a four-output multiplexer. Raising High a DATA INPUT and selecting a corresponding INPUT ENABLE line, generates a High at the appropriate ENABLED OUTPUT, A1, K1, M1 or V2. Any of the ENABLED OUTPUTS may be enabled directly through an M121 or M160 AND/NOR gate, used as an NOR Expander. Maximum input to output propagation delay for any circuit is 45 nsec.

Inputs: Each DATA INPUT pin and EXPANSION INPUT pin presents one unit load. Each INPUT ENABLE pin presents two unit loads.

Outputs: Each output can drive up to ten unit loads.

Power: +5 Volts at 50 mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.

M169 — $33
The M202 contains three J-K flip-flops augmented by multiple-input and gates. For general use as gated control flip flops or buffers.

Logical operation of the J-K flip flops used in this module is identical to those flip-flops used in the M207 (described in detail) except clock, J-K inputs, inputs, direct clear, direct set and both output lines for each flip-flop are independent.

Inputs: All gate inputs represent 1 unit load. The dc set and clear input each represent two unit loads. Clock inputs represent two unit loads.

Outputs: Each output will drive 10 unit loads.

Power: +5V at 57 mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.
The M203 is made up of 8 R/S type flip-flops. Each flip-flop is made up of two 2-input NAND gates whose outputs are cross coupled. R/S flip-flops provide an inexpensive method of storage but care must be taken to inhibit placing the Set and Reset inputs low at the same time. In this case, the last of the inputs to be removed will control the final state of the flip-flop.

The propagation delay of the M203 is approximately 30 nsec.

**Inputs:** All inputs present 1 unit load.

**Outputs:** All outputs are capable of driving 9 unit loads.

**Power:** +5 Volts, 55 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.
M204 GENERAL-PURPOSE BUFFER AND COUNTER

The M204 contains four J-K type flip-flops, augmented by multiple-input AND gates, for general use as gated control flip-flops or buffers. The gating scheme permits the formation of counters of most moduli up to 16, by simple connector wiring. Clock, trigger and input lines for each flip-flop are independent. A common CLEAR input is provided.

Input information is transferred to the outputs when the threshold point is reached on the trailing (negative going voltage) edge of the clock pulse.

Logical operation of the J-K flip-flops used in this module is identical to the M207 (described in detail) except for the addition of dc set inputs.
Inputs: The "C" inputs present two unit loads each to the source. The dc set ("S") inputs present two unit loads each. The common CLEAR line presents 8 unit loads. All other inputs present one unit load to the source.

Outputs: Each output, before interconnection as a counter, is capable of driving 10 unit loads.

Power: +5 Volts, 74 mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.
M206 D TYPE FLIP-FLOPS

The M206 contains six separate D-Type flip-flops. Each flip-flop has independent gated data, clock, and dc set inputs.

Provision is made on the printed circuit board for changing the configuration of the two CLEAR lines to the flip-flops. All M206 modules are supplied with the 3:3 configuration, but the grouping can be changed as follows:

<table>
<thead>
<tr>
<th>CONFIGURATION</th>
<th>CLEAR 1 (A1)</th>
<th>CLEAR 2 (K2)</th>
<th>DELETE JUMPER</th>
<th>ADD JUMPER</th>
</tr>
</thead>
<tbody>
<tr>
<td>3:3</td>
<td>FF0, 1, &amp; 2</td>
<td>FF3, 4, &amp; 5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4:2</td>
<td>FF0 &amp; 1</td>
<td>FF2, 3, 4, &amp; 5</td>
<td>A1 to FF2</td>
<td>K2 to FF2</td>
</tr>
<tr>
<td>5:1</td>
<td>FF0</td>
<td>FF1, 2, 3, 4, &amp; 5</td>
<td>A1 to FF2</td>
<td>K2 to FF2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>A1 to FF1</td>
<td>K2 to FF1</td>
</tr>
</tbody>
</table>
Information must be present on the D input 20 nsec (max) prior to a standard clock pulse and should remain at the input at least 5 nsec (max) after the clock pulse leading edge has passed the threshold voltage. Data transferred into the flip-flop will be stable at the output within 50 nsec, maximum. Typical width requirement for the clock, dc reset and dc set pulses is 30 nsec each.

Information present on the D input is transferred to the output when the threshold is reached on the leading (positive going voltage) edge of the clock pulse.

Inputs: D inputs present 1 unit load each. C inputs present 2 unit loads each. CLEAR lines present 3 unit loads per connected flip-flop. S inputs present 2 unit loads each.

Outputs: Each output is capable of driving 10 unit loads.

Power: +5 Volts, 87 mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.

A common clear for all six flip-flops can be obtained by wiring pins A1 and K2 together externally. CAUTION: The loading of each clear line is calculated on the basis of 3 unit loads per flip-flop. For example, the 4-2 configuration results in 12 unit loads at input K2 and 6 unit loads at input A1.
M207 J-K FLIP FLOPS

The M207 contains six J-K type flip-flops which can be used as buffers, control flip-flops, shift registers, and counters. A truth table for clocked set and reset conditions appears below. Note that when the J and K inputs are both high, the flip-flop complements on each clock pulse.
<table>
<thead>
<tr>
<th>STARTING CONDITION (OUTPUT)</th>
<th>INPUT CONDITION</th>
<th>RESULT AT END OF STANDARD CLOCK PULSE (OUTPUT)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>J     K</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>No change</td>
</tr>
<tr>
<td></td>
<td>L</td>
<td>No change</td>
</tr>
<tr>
<td></td>
<td>L</td>
<td>H     L</td>
</tr>
<tr>
<td></td>
<td>H</td>
<td>H     L</td>
</tr>
<tr>
<td></td>
<td>H</td>
<td>H     L</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>No change</td>
</tr>
<tr>
<td></td>
<td>L</td>
<td>L     H</td>
</tr>
<tr>
<td></td>
<td>H</td>
<td>H     L</td>
</tr>
<tr>
<td></td>
<td>H</td>
<td>L     H</td>
</tr>
</tbody>
</table>

Application of a low level to an R input for at least 25 nsec resets the flip-flop unconditionally. Two CLEAR inputs are provided, with jumper terminals for optional clearing in groups of 3 and 3 (standard), 4 and 2, 5 and 1, or 6 and 0.

J and K inputs must be stable during the leading-edge threshold of a standard clock input and must remain stable during the positive state of the clock. Data transferred into the flip-flop will be stable at the output within 30 nsec (typical) of the clock pulse trailing edge threshold (negative going voltage).

Provision is made on the printed circuit board for changing the configuration of the two CLEAR lines to the flip-flop. All M207 modules are supplied with the 3-3 configuration, but the grouping can be changed as follows:

<table>
<thead>
<tr>
<th>CONFIGURATION</th>
<th>CLEAR 1 (A1)</th>
<th>CLEAR 2 (K2)</th>
<th>DELETE JUMPER</th>
<th>ADD JUMPER</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-3</td>
<td>FF0, 1, &amp; 2</td>
<td>FF3, 4, &amp; 5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-2</td>
<td>FF0 &amp; 1</td>
<td>FF2, 3, 4, &amp; 5</td>
<td>A1 to FF2</td>
<td>K2 to FF2</td>
</tr>
<tr>
<td>5-1</td>
<td>FF0</td>
<td>FF1, 2, 3, 4, &amp; 5</td>
<td>A1 to FF2</td>
<td>K2 to FF2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>A1 to FF1</td>
<td>K2 to FF1</td>
</tr>
</tbody>
</table>

Inputs: J or K inputs present 1 unit load each. C inputs present 2 unit loads each. CLEAR lines present 2 unit loads per connected flip-flop.

Outputs: Each output is capable of driving 10 unit loads.

Power: ±5 Volts, 96 mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.

---

M207 — $33
M208 8-BIT BUFFER/SHIFT REGISTER

POWER:

A2  +5V

C2, T1  GND

* CONNECTIONS FOR 8 STAGE SHIFT REGISTER

M208 SERIES
NOTE THAT THESE TYPE "D" FLIP-FLOPS HAVE HAD THEIR OUTPUT AND "D" INPUT TERMINALS REDEFINED. COMPARE THESE PIN CONNECTIONS WITH THOSE IN M206 DESCRIPTION.
The M208 is an internally connected 8-bit buffer/shift register. Provisions are made for gated single-ended parallel load, bipolar parallel output, and serial input. The shift register is divided into three segments:

Bits 0 through 3: Serial input to bit 0, bipolar outputs from bits 0 through 3.

Bits 4 through 6: Serial input to bit 4, bipolar outputs from bits 4 through 6.

Bit 7: Serial input to 7, bipolar outputs from bit 7.

Each of these groups shares a common shift line (the ORed CLOCK 1 and CLOCK 2 inputs) and a common parallel load line (LOAD ENABLE). To form a 6-bit shift register, for example, the true output of bit 3 is connected to the serial input of stage 4. A shift register of 8 bits may be constructed from a single module. Modules may be cascaded to form shift registers of any desired length. A few additional stages may be formed more economically from NAND and AND/NOR gates plus a D-type flip-flop. A representative stage of this type is illustrated.

Two clock inputs are provided so that individual Load and Shift clock sources may be used. Care must be taken that the clock inputs remain in the high state in the off condition because either input going to the low state will produce a positive edge at the output of the NAND gate and trigger the D type flip-flop. Data shifted or parallel loaded into the M208 will appear on the outputs within 55 nsec (max) of the clock pulse leading edge threshold. Load of Shift Enable levels and parallel data must be present at least 50 nsec prior to a clock pulse. Propagation delay from the leading edge of a CLEAR pulse to the outputs is 40 nsec max.

Inputs: Serial data, dc set, and enable inputs present one unit load each to the source module. Each clock input presents 2½ unit loads. The CLEAR input presents two unit loads.

Outputs: Parallel outputs are capable of driving 10 unit loads each.

Power: +5 Volts, 184 mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.
M211 BINARY UP/DOWN COUNTER

The M211 is a 6 bit binary UP/DOWN counter. It can switch counting mode (UP or DOWN) without disturbing the contents of the counter. Maximum count rate is 10 MHz. SET/RESET inputs are available for each bit. Maximum carry propagation time is 80 ns per bit.

Enable Line: The Enable input must be negated 100 nsec. prior to an UP/DOWN level command. The Enable input must not be negated earlier than 500 nsec. after the leading edge (positive going voltage) of the clock pulse. The Enable input must be asserted at least 60 nsec. prior to the first count.

UP/DOWN Control Line: A logical 1 on this line will yield an up count. A logical 0 on this line will yield a down count.

Carry Out: The Carry Out will yield a positive level change whenever a carry or borrow occurs.

Inputs: Count In—positive transition or pulse with less than 400 nsec rise-time. Count In presents 2 unit loads. Reset—Each reset input presents 3 unit loads. Set—Each set input presents 2 units loads. All other inputs present 1 unit load.

Outputs: Each flip flop output (1 or 0) can drive 8 unit loads. Carry Out can drive 10 unit loads. Each inverter output can drive 30 unit loads.

Power: +5.0 Volts, 217 mA.(max.)

Size: Standard, single height, single width FLIP CHIP module.

M211 — $69
## BCD UP/DOWN COUNTER M213

**M SERIES**

![Diagram of BCD UP/DOWN COUNTER M213](image)

### Load Inputs

### Pin Table

<table>
<thead>
<tr>
<th>PIN</th>
<th>A Connector Side (1)</th>
<th>A Connector Side (2)</th>
<th>B Connector Side (1)</th>
<th>B Connector Side (2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>—</td>
<td>+5</td>
<td>—</td>
<td>+5</td>
</tr>
<tr>
<td>B</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>C</td>
<td>—</td>
<td>Ground</td>
<td>—</td>
<td>Ground</td>
</tr>
<tr>
<td>D</td>
<td>9 (0) Out</td>
<td>9 (1) Out</td>
<td>0 (0) Out</td>
<td>0 (1) Out</td>
</tr>
<tr>
<td>E</td>
<td>9 In</td>
<td>Up</td>
<td>0 In</td>
<td>Down</td>
</tr>
<tr>
<td>F</td>
<td>9 In</td>
<td>9 In</td>
<td>0 In</td>
<td>0 In</td>
</tr>
<tr>
<td>H</td>
<td>Carry Out</td>
<td>9 In</td>
<td>Borrow Out</td>
<td>0 In</td>
</tr>
<tr>
<td>J</td>
<td>Test Point</td>
<td>9 In</td>
<td>—</td>
<td>0 In</td>
</tr>
<tr>
<td>K</td>
<td>—</td>
<td>9 In</td>
<td>—</td>
<td>0 In</td>
</tr>
<tr>
<td>L</td>
<td>—</td>
<td>9 In</td>
<td>—</td>
<td>0 In</td>
</tr>
<tr>
<td>M</td>
<td>Test Point</td>
<td>Preset Enable</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>N</td>
<td>—</td>
<td>Clock</td>
<td>Test Point</td>
<td>Reset</td>
</tr>
<tr>
<td>P</td>
<td>Test Point</td>
<td>Load FF 0</td>
<td>Test Point</td>
<td>Load FF 2</td>
</tr>
<tr>
<td>R</td>
<td>Test Point</td>
<td>Load FF 1</td>
<td>Test Point</td>
<td>Load FF 3</td>
</tr>
<tr>
<td>S</td>
<td>FF 0 (0)</td>
<td>FF 0 (1)</td>
<td>FF 2 (0)</td>
<td>FF 2 (1)</td>
</tr>
<tr>
<td>T</td>
<td>Ground</td>
<td>FF 0 (1)</td>
<td>Ground</td>
<td>FF 2 (1)</td>
</tr>
<tr>
<td>U</td>
<td>FF 1 (0)</td>
<td>FF 1 (1)</td>
<td>FF 3 (0)</td>
<td>FF 3 (1)</td>
</tr>
<tr>
<td>V</td>
<td>—</td>
<td>FF 1 (1)</td>
<td>—</td>
<td>FF 3 (1)</td>
</tr>
</tbody>
</table>
The M213 can be used to construct multi-digit synchronous counters for up/down counting in binary coded decimal. The maximum counting rate is 5 MHz. The counting direction is controlled by enabling the up or down control gate inputs. For maximum noise immunity, the up and down control lines should be kept low until counting is desired. Clock pulses that occur while the up and down lines are both low will not change the contents of the counter. Unpredictable operation will result if both the up and down lines are high at the same time. Positive clock pulses should not occur sooner than 50 ns after any change in the up or down control lines.
The “1” side of each flip-flop output is available directly for controlling nearby logic or through an isolation resistor when decoding displays are being driven at the end of long lines.
The counter may be preset by first resetting the counters and enabling the preset line. The clock input should then be pulsed once with a positive pulse to transfer data from the load inputs into the flip-flops. The up and down control lines must both be low for correct preset operation.

**Counter Construction:** The up and down input gate wiring for cascading M213 modules makes it possible to construct the hardware for fixed decimal point counters so that additional digits to the left or right of the decimal point can be added later as options. If the sockets are wired initially for a larger counter than is thought to be required, the unused high order digits may be left blank. Unused low order digit sockets should have pins AD2 and BD2 connected to +3 Volts. When it is found that additional counter capacity or accuracy is needed, M213 modules can be plugged into the blank sockets on either side of the decimal point as required.
The diagram below shows how to connect three M213 counters for up/down counting. Notice that all the counters are clocked at the same time, but that a counter will not count unless the counters of lower significant digits all contain 9’s for up counting or 0’s for down counting. All unused module inputs should be connected to +3 Volts.
Inputs: The input loads presented are:

- CLOCK — Eight unit loads
- RESET — Eight unit loads
- PRESET ENABLE — Four unit loads
- All other inputs — One unit load

Pulse widths required:

- CLOCK POSITIVE > 20 nsec
- RESET NEGATIVE > 25 nsec

Outputs: Output drive ability:

- FLIP-FLOP 1 or 0 — Seven unit loads
- FLIP-FLOP 1 (Resistor) — Five unit loads
- (Total load on a 1 output is 7 unit loads.)
- CARRY OUT — Eight unit loads
- BORROW OUT — Eight unit loads

Cascade Outputs:
- 9 (1), 9 (0) Ten unit loads
- 0 (1), 0 (0) Ten unit loads

Power: +5 Volts at 160 mA. (max.)

Size: Standard, double height, single width FLIP CHIP module.
The M230 converts a binary number to its binary coded decimal equivalent or a binary coded decimal number to its binary equivalent.

The maximum number that can be converted from either binary to BCD or BCD to binary is 4095 which is 7777. This converter utilizes a counting technique where the count frequency is typically 5 MHz. Therefore, the conversion time for the maximum number 7777, is typically 0.82 millisecond.

The M230 is fully cascadable. When using more than one M230 the C\textsubscript{OUT} BIN. must be connected to the C\textsubscript{IN} BIN. and the C\textsubscript{OUT} BCD must be connected to the C\textsubscript{IN} BCD of the next higher significant unit. C\textsubscript{IN} BIN. and C\textsubscript{IN} BCD of the least significant unit must be made a logic “1”, C\textsubscript{OUT} BIN. and C\textsubscript{OUT} BCD of the most significant unit may be left open.

CONVERSION CONTROL on pin AC1 will cause a Binary to BCD conversion when connected to ground and a BCD to Binary conversion when connected to a logic “1” source. When cascading M230’s, connect all CONVERSION CONTROL inputs in parallel.

LOAD/CONVERT on pin AA1 reads the input data when connected to a logic “1” level and starts the conversion when this input is returned to a logic “0” level. When cascading M230’s, connect all LOAD/CONVERT inputs in parallel.
CONVERSION COMPLETE on pin BT2 goes High when the conversion process is finished.

EXT. IN on pin AV1 and EXT. OUT on pin AV2 convey conversion finished information between cascaded M230's. This information travels from the most significant M230 to the least significant M230. Therefore, the EXT. IN of the most significant M230 must be connected to a logic "1" source. Each EXT. OUT is connected to the EXT. IN of the next less significant M230. The EXT. OUT of the least significant M230 is left unconnected.

CLOCK CONTROL on pin AT2 of the least significant M230 should be enabled by connecting it to a logic "1" source. All others should be connected to ground.

The following is an ordered summary for operating a single M230:

1. Make the conversion control (pin AC1) a logic "0" for converting Binary to BCD or a logic "1" for converting BCD to Binary.

2. When converting Binary to BCD, connect the Binary number to the BINARY INPUTS and ground the BCD INPUTS. Conversely, when converting BCD to Binary, connect the BCD number to the BCD INPUTS and ground the BINARY INPUTS.

3. C\textsubscript{IN} BIN., C\textsubscript{IN} BCD, EXT. IN, and CLOCK CONTROL inputs should be tied to a source of logic "1". The outputs C\textsubscript{OUT} BIN., C\textsubscript{OUT} BCD, and EXT. OUT should be left unconnected.

4. Pulse the LOAD/CONVERT input with a positive pulse of 150 nsec. minimum pulse width. There is no limit on the maximum width of this pulse. Conversion begins on the negative going edge of this pulse.

5. When converting Binary to BCD read the BCD OUTPUT for the BCD equivalent. For converting BCD to Binary read the BINARY OUTPUT for the Binary equivalent. The CONVERSION COMPLETE OUTPUT becomes a logic "1" when the conversion is through.

**Inputs:**  Each Binary Input bit, each BCD Input bit, LOAD/CONVERT, CONVERSION CONTROL, CLOCK CONTROL, and EXT. IN each present 1 TTL load. C\textsubscript{IN} BIN. and C\textsubscript{IN} BCD each present 1.25 TTL loads.

**Outputs:**  Each BINARY OUTPUT bit, each BCD OUTPUT bit, C\textsubscript{OUT} BIN., C\textsubscript{OUT} BCD, and CONVERSION COMPLETE can supply 10 TTL loads. Ext. Out can supply 9 TTL loads.

**Power:**  ±5 Volts, 860 mA (max.)

**Size:**  Standard length, double height, single width FLIP CHIP module.
On a standard 2½” x 5” FLIP CHIP module, the M232 provides individually addressable storage for 16 bits. Each bit is addressed by a 4-bit code on input lines N2, R2, T2, and V2. Access to an addressed location occurs 25 nanoseconds after the decode enable pin L2 goes High. If a “0” is stored at an accessed address, the output sense pin E2 remains High. If a “1” is stored, the output sense signal goes Low. Writing with M Series signals, 25 nanosecond minimum pulse width, is achieved by causing pin U2 to go Low for a “1” or pin S2 to go Low for a “0” after a location has been accessed. Writing with K Series signals, 5 microseconds minimum pulse width, is achieved by causing pin F2 to go High for a “1” or pin K2 to go High for a “0” after a location has been accessed. All locations can be accessed simultaneously and all bits cleared to “0” by a 5 microsecond Low signal on the general clear pin J2. Pin B2 is a special purpose output sense connection which is used when module outputs are ORed or connected in parallel as is done in some PDP-14 systems.

Input Loading: 1 unit on pins F2, K2, L2, N2, R2, T2, V2
2 units on pins J2, S2, U2

Output Drive: Pin E2 will supply 12 unit loads

Power: ±5 Volts at 200 mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.

M232—$125
The M236 is a 12-Bit synchronous Binary UP/DOWN COUNTER. It has a single control input that can switch the counting mode from up to down without disturbing the contents of the counter. The maximum count frequency is 10 MHz.

The M236 has been designed to be cascadable and fully programmable. Cascading simply involves paralleling the respective COUNT IN, LOAD DATA, and UP/DOWN signals while each MAX-MIN signal drives the ENABLE input of the next M236.

Caution: Cascading more than two units involves paralleling the respective LOAD DATA, UP/DOWN, and ENABLE signals and connecting each CARRY OUT to the CARRY IN of the next M236.

The programmability of the M236 makes it ideal for use as a modulo-N divider. Modification of the count length is easily done by “Setting” the DATA input lines to N and “Loading” each time the count down reaches zero. When counting down the MAX-MIN output goes high when all twelve bits equal zero.
COUNT IN on pin A1: The high going edge of this input signal causes counting when the ENABLE input is in the logic "1" state. The minimum pulse width for either the "1" or "0" state is 50 nsec. There are no maximum pulse width limitations.

ENABLE on pin B1: A logic "1" on this line enables the counter. This input must go High no later than 70 nsec before the first Low to High transition of the signal to be counted. This input will disable the counter when held Low. The ENABLE signal should not be changed from High to Low while the COUNT IN is Low or during the 40 nsec. period before the COUNT IN signal goes Low.

LOAD DATA on pin C1: The outputs assume the same state as their associated data inputs independent of the count when the LOAD DATA is taken to a logic "0" for at least 50 nsec. Loading data overrides all other input signals and may be done at any time. The maximum propagation delay from LOAD DATA input to any output is 50 nsec. The DATA inputs will have no affect upon the outputs immediately after the LOAD DATA line goes High.

UP/DOWN CONTROL on pin V2: A logic "0" on this line will yield an up count. A logic "1" on this line will yield a down count. This control signal may be changed when the COUNT IN signal is High. It must not be changed while the COUNT IN is Low or during the 40 nsec. period before the COUNT IN signal goes Low.

CARRY OUT on pin U2: When the counter has reached either the maximum up-count state (7777<sub>b</sub>) or the minimum down-count state (0000<sub>b</sub>) the CARRY OUT signal follows the COUNT IN signal. The maximum delay time from the COUNT IN pulse to the CARRY OUT pulse is 60 nsec.

When cascading M236's the MAX-MIN should be connected to the ENABLE of the next M236 if the COUNT IN's are paralleled; or the CARRY OUT should be connected to the COUNT IN of the next M236 if the ENABLE's are paralleled.

MAX-MIN on pin T2: This provides a logic "1" output when the counter has reached either the maximum up-count state (7777<sub>b</sub>) or the minimum down-count state (0000<sub>b</sub>). The maximum delay time for this output measured from the positive going edge of the COUNT IN signal is 120 nsec. This signal is also used to accomplish look-ahead for very high speed operations.

Inputs: The DATA INPUTS, COUNT IN and ENABLE present 1 unit load.
The UP/DOWN and LOAD DATA inputs present 3 unit loads.

Outputs: All outputs including MAX-MIN and CARRY OUT are capable of driving 10 unit loads.

Power: +5 Volts, 330 mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.

M236—$50
The M237 is a 3-digit synchronous BCD UP/DOWN COUNTER. It has a single control input that can switch the counting mode from up to down without disturbing the contents of the counter. The maximum count frequency is 10 MHz:

The M237 has been designed to be cascadable and fully programmable. Cascading simply involves paralleling and respective COUNT IN, LOAD DATA, and UP/DOWN signals while each MAX-MIN signal drives the ENABLE input of the next M237 in line.

Caution: Cascading more than two units involves paralleling the respective LOAD DATA, UP/DOWN, and ENABLE signals and connecting each CARRY OUT to the CARRY IN of the next M237.

The programmability of the M237 makes it ideal for use as a modulo-N divider. Modification of the count length is easily done by “Setting” the DATA
input lines to N and “Loading” each time the count down reaches zero. When counting down the MAX-MIN output goes high when all three digits equal zero.

**COUNT IN** on pin A1: The high going edge of this input signal causes counting when the ENABLE input is in the logic “1” state. The minimum pulse width for either the “1” or “0” state is 50 nsec. There are no maximum pulse width limitations.

**ENABLE** on pin B1: A logic “1” on this line enables the counter. This input must go High no later than 70 nsec. before the first Low to High transition of the signal to be counted. This input will disable the counter when held Low. The ENABLE signal should not be changed from High to Low while the COUNT IN is Low or during the 40 nsec. period before the COUNT IN signal goes Low.

**LOAD DATA** on pin C1: The outputs assume the same state as their associated data inputs independent of the count when the LOAD DATA is taken to a logic “0” for at least 50 nsec. Loading data overrides all other input signals and may be done at any time. The maximum propagation delay from LOAD DATA input to any output is 50 nsec. The DATA inputs will have no affect upon the outputs immediately after the LOAD DATA line goes High.

**UP/DOWN CONTROL** on pin V2: A logic “0” on this line will yield an up count. A logic “1” on this line will yield a down count. This control signal may be changed when the COUNT IN signal is High. It must not be changed while the COUNT IN is Low or during the 40 nsec. period before the COUNT IN signal goes Low.

**CARRY OUT** on pin U2: When the counter has reached either the maximum up-count state (999) or the minimum down-count state (000) the CARRY OUT signal follows the COUNT IN signal. The maximum delay time from the COUNT IN pulse to the CARRY OUT pulse is 60 nsec.

When cascading M237’s the MAX-MIN should be connected to the ENABLE of the next M237 if the COUNT IN’s are paralleled; or the CARRY OUT should be connected to the COUNT IN of the next M237 if the ENABLE’s are paralleled.

**MAX-MIN** on pin T2: This provides a logical “1” output when the counter has reached either the maximum up-count state (999) or the minimum down-count state (000). The maximum delay time for this output measured from the positive going edge of the COUNT IN signal is 120 nsec. This signal is also used to accomplish look-ahead for very high speed operations.

**Inputs:** The DATA INPUTS, COUNT IN and ENABLE present 1 unit load.

The UP/DOWN and LOAD DATA inputs present 3 unit loads.

**Outputs:** All outputs including MAX-MIN and CARRY OUT are capable of driving 10 unit loads.

**Power:** +5 Volts, 330 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.

M237—$50
The M261 motor translator will develop the sequence of patterns necessary to step a Sigma or Superior Electric type stepping motor (4 winding). It is a 2-bit switch-tail ring counter which, if initially cleared, would be in state 1. (Fig. 1)

<table>
<thead>
<tr>
<th>State</th>
<th>Flip Flop 0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

1 = current supplied to winding

The state sequence (1, 2, 3, 4, 1, . . . or 1, 4, 3, 2, 1, . . .) is determined by the direction gating. The pattern for motor stepping (Fig. 2) is achieved by assigning flip flop outputs to windings; A-FF1(1), B-FF0(1), C-FF1(0), D-FF0(0). These buffered flip flop outputs can enable K-series DC drivers to energize the selected winding.

The translator is clocked by a High to Low transition on A CLOCK or B CLOCK. The ORed clock signal must be jumpered externally to the counter (J2-K2). DIRECTION is stored in an RS flip flop and can be loaded by asserting one
of the direction inputs Low. This arrangement facilitates the use of M103 or
M107 device selectors; the first pulse of an IOT (input/output transfer instruc-
tion) sets the direction, the second clocks the counter.

For closed loop operation, the direction flip flop may be synchronized with
the motor shaft rotation. If there is a direction level available from the trans-
ducer, this level should be asserted high when the direction of rotation is
the same as that represented by the A DIRECTION L input to the flip flop.
This gating may be disabled by DEVICE SELECT H. The clock input for feed-
back operation is a Low to High transition and is ORed with the other clocks
after gating. The two gating signals are an enable, asserted High, and a pulse
or level asserted Low which truncates the clock pulse after it has made its
transition. This is necessary because the clock signal is from an asynchro-
 nous device and is often a square wave which remains High a long time (20-
100 μs) after the clocking transition. This High level at the clock input of the
counter will mask subsequent transitions on the other clock inputs.

This module may be used in conjunction with the I/O skip facility on a com-
puter. An IOT at I/O SKIP PULSE L and both flip flops in the zero state will
cause I/O SKIP L to be generated.

The unbuffered flip flop outputs are available for additional gating. These lines
are electrically distinct from the buffered outputs.

**Inputs:**
- H2 FEEDBACK CLOCK
- K2 CLOCKS IN
- N2 FEEDBACK DIRECTION A H

All other inputs represent one unit load

**Outputs:**
- K1 A ENABLE
- L1 B ENABLE
- A1 FF1(0)
- B1 FF1(1)
- C1 FF0(0)
- D1 FF0(1)

All other outputs will drive ten unit loads

**Power:**
+5V, 175 mA (max)

**Size:**
Standard, single height, single width FLIP CHIP module

---

M261—$40

93
The M262 motor translator will generate the sequence of patterns necessary to step a Fujitsu type stepping motor (5 winding). It is a double height module with a five bit switch-tail ring counter which may be truncated to four or three bits by external jumpers. (Fig. 1)

<table>
<thead>
<tr>
<th>BM-BN</th>
<th>BM-BN</th>
<th>BL-BP</th>
</tr>
</thead>
<tbody>
<tr>
<td>BP-BR</td>
<td>BP-BN</td>
<td>BT-BM</td>
</tr>
<tr>
<td>BR-BS</td>
<td>BT-BS</td>
<td></td>
</tr>
</tbody>
</table>

10-state jumpers 8-state jumpers 6-state jumpers

Figure 1
FF2 is removed for the 8-state counter and both FF1 and FF2 are bypassed for the 6-state counter.

After the counter is cleared it will be in state 1. (Fig. 2) The state sequence (1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, ...) or 1, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, ...) is determined by the direction gating. The pattern for motor stepping (Fig. 3) is achieved by assigning flip flop outputs to windings; FF0(1)-A FF2(1)-B, FF4(1)-C, FF1(0)-D, FF3(0)-E. These buffered flip flop outputs can enable K-series DC drivers to energize the selected windings.

The translator is clocked by a High to Low transition on A CLOCK or B CLOCK. The ORed clock signal must be jumpered externally to the counter (AJ-AK). Direction is stored in an RS flip flop and can be loaded by asserting one of the direction inputs Low. This arrangement facilitates the use of M103 or M107 device selectors; the first pulse of an IOT (input output transfer instruction) set the direction, the second clocks the counter.

With a 5-bit counter there are 32 \(2^5\) possible states, but the counter is clocked through a ring of only 10 states (Fig. 2). Gating is available to detect illegal states and clear the counter to state 1. This gating must be connected by an external jumper (BD-BE).

For closed loop operation, the direction flip flop may be synchronized with the motor shaft rotation. If there is a direction level available from the transducer, this level should be asserted High when the direction of rotation is the same as that represented by the A DIRECTION L input to the flip flop. This gating may be disabled by DEVICE SELECT H. The clock input for feedback operation is a Low to High transition and is ORed with the other clocks after gating. The two gating signals are an enable, asserted High, and a pulse or level asserted Low which truncates the clock pulse after it has made its transition. This is necessary because the clock signal is from an asynchronous device and often a square wave which remains high a long time (20-100 μs) after the clocking transition. This High level at the clock input of the counter will mask subsequent transitions on the other clock inputs.

This module may be used in conjunction with I/O skip facility on a computer. An IOT at I/O SKIP PULSE L and both flip flops in the zero state will cause I/O SKIP L to be generated.

The unbuffered flip flop outputs are available for additional gating. These lines are electrically distinct from the buffered outputs.
| Inputs:   | AD A CLEAR L | 3 unit loads |
|          | AH FEEDBACK CLOCK | 2 “ “ |
|          | AK CLOCKS IN | 10 “ “ |
|          | AN FEEDBACK DIRECTION A H | 3 “ “ |
|          | AP I/O SKIP PULSE L | 2 “ “ |
|          | BE RESET IN | 15 “ “ |

All other inputs represent one unit load

| Outputs: | BF A ENABLE | 4 unit loads |
|          | BH B ENABLE | 4 “ “ |
|          | BL FF0(1) | 8 “ “ |
|          | BN FF1(1) | 7 “ “ |
|          | BR FF2(1) | 7 “ “ |
|          | BT FF3(1) | 7 “ “ |
|          | BV FF4(1) | 8 “ “ |

All other outputs will drive ten unit loads

**Power:** +5V, 350 mA (max)

**Size:** Standard, double height, single width FLIP CHIP module.
This subassembly process shows the placing of components and jumpers on a specially prepared terminal strip.
The M302 contains two delays (one-shot multivibrators) which are triggered by a level change from high to low or a pulse to low whose duration is equal to or greater than 50 nanoseconds. When the input is triggered, the output changes from low to high for a predetermined length of time and then returns to low. The basic DELAY RANGE is determined by an internal capacitor. The delay range may be increased by selection of additional capacitance which is available by connecting various module pins or by the addition of external capacitance. An internal potentiometer can be connected for fine delay adjustments within each range or an external resistance may be used. If an external resistance is used, the combined resistance of the internal potentiometer and the external resistance should be limited of 10,000 ohms.

The fall time of the input trigger should be less than 400 nonoseconds.

The delay time is adjustable from 50 nanoseconds to 7.5 milliseconds using the internal capacitors and can be extended by adding an external capacitor.

Care should be exercised in the selection of external capacitors to assure low leakage as leakage will affect the time delay.
Recovery time is determined by the size of the capacitance used. The minimum recovery time of this module is 30 nanoseconds when not using any additional capacitance. Recovery time with additional capacitance can be calculated using the formula:

\[ T_r = 300 \text{ C} \]

Where \( T_r \) is in seconds

C is in farads

Recovery time is defined for this module as follows: Recovery time, \( T_r \), is the minimum time interval which must exist before each trigger with all inputs high and the output low. The figure shown below illustrates these conditions:

---

<table>
<thead>
<tr>
<th>Delay Range</th>
<th>Capacitor Value</th>
<th>Interconnections Required</th>
</tr>
</thead>
<tbody>
<tr>
<td>50 nsec — 750 nsec</td>
<td>100 pf (internal)</td>
<td>Delay 1: None</td>
</tr>
<tr>
<td>500 nsec — 7.5 Usec</td>
<td>1000 pf (internal)</td>
<td>Delay 2: None</td>
</tr>
<tr>
<td>5 Usec — 75 Usec</td>
<td>0.01 uf (internal)</td>
<td>Delay 1: D1 — L2</td>
</tr>
<tr>
<td>50 Usec — 750 Usec</td>
<td>0.10 uf (internal)</td>
<td>Delay 2: N1 — S2</td>
</tr>
<tr>
<td>500 Usec — 7.5 msec</td>
<td>1.0 uf (internal)</td>
<td>Delay 1: H1 — L2</td>
</tr>
<tr>
<td></td>
<td>Add external capacitors between specified pins</td>
<td>Delay 2: S1 — S2</td>
</tr>
</tbody>
</table>

Adjustable Delays: connect pins to add internal adjustment potentiometer. Without a potentiometer, the delay will not recover. An external potentiometer of less than 10KΩ can be used by connecting it between E2 or R2 and ground pin C2. Use of an external adjustment resistor will cause some increase in jitter. It is recommended that leads to an external potentiometer be twisted pairs and as short as possible.

Inputs: Each input presents 2½ unit loads.

Outputs: Each output is capable of driving 25 unit loads.

Power: +5 Volts, 166 mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.

M302 — $46
The M306 is a zero recovery time integrating monostable multivibrator with complementary outputs. The M306 has the ability to respond to an input even while in the active state, so that successive inputs above a preset frequency can postpone the return to the inactive state indefinitely.

**TIMING CAPACITORS**

Course adjustment of the integration period is accomplished by customer supplied capacitors which may be attached to module pins L2 and M2. When using polarized capacitors, the positive terminal should be connected to pin M2. Two split lugs are also provided on the module for those customers who would like to permanently install the capacitor on the module itself. The minimum equivalent parallel resistance of capacitor leakage should always exceed 250K ohms.

**TIMING RESISTANCE**

Fine adjustment of the timing period may be accomplished by a multiturn potentiometer provided on the module. Provision is also made to allow the customer to connect an external timing resistor or potentiometer between pins D2 and E2. When an external potentiometer is used, care should be taken to prevent the coupling of externally generated electrical noise into the module. The maximum resistance of the timing resistance, including the internally provided potentiometer, should not exceed 25,000 ohms. If an external timing resistor is not used, pins D2 and E2 must be connected together.
TIMING PERIOD
The operation of the M306 is illustrated in the timing diagram shown below:

The integration period is measured from the trailing edge of the input pulse to the trailing edge of the output pulse. The approximate integration time may be calculated by the following:

\[ t \approx 0.87 \left( R + 700 \, \Omega \right) \left( C + 175 \times 10^{-12} \, F \right) \]

where R is in ohms and C is in farads. The width of the input pulse is independent of the integration time. An input pulse of 30NS will trigger the M306.

STABILITY
The inherent temperature stability of the M306 is normally \(-0.06\%\) °C, exclusive of the temperature coefficient of the timing capacitor.

Inputs: Each Input represents 1.25 unit loads

Outputs: Pin S2 will supply 12.5 unit loads. Pin T2 will supply 11 unit loads.

Pin K2 is a source of Logic "1" used to return unused inputs. It will supply 10 unit loads. The minimum pulse width is 225NS and maximum pulse width is limited only by capacitor leakage (40sec is a typical maximum)

\[ TPD1 = 40 \text{NS} \, \text{Max.} \]

POWER: +5Volts at 120mA. (max.)

Size: Standard, single-height, single width FLIP CHIP module.
The M310 consists of a tapped delay line with associated circuitry and two pulse amplifiers. The total delay is 500 nanoseconds with taps available at 50 nanosecond intervals.

The time delay is increased when the amplifier is connected to the delay line taps in ascending order as follows: J2, K2, L2, M2, N2, P2, R2, S2, T2, U2, and V2. The tap J2 yielding the minimum delay and the tap V2 yielding the maximum delay.

The pulse amplifiers are intended to be used to standardize the outputs of the delay line. The output of the pulse amplifier is a positive pulse whose duration is typically 50 to 200 nanoseconds. These amplifiers are not intended to be driven by TTL IC logic.

**Inputs:** Pin H2 represents 2.5 TTL unit load.

**Outputs:** Pin F1 and J1 outputs can drive 30 unit loads.

**Power:** +5 Volts at 89 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.
The M360 contains an adjustable delay line with a standardizing amplifier. The delay is adjustable between the limits of 50 nanoseconds to 300 nanoseconds by means of a slotted screw which is accessible from the handle end of the module. The resolution of the delay adjustment is approximately 1 nanosecond. The output consists of a positive pulse whose width is nominally 100 nanoseconds and the leading (positive going voltage) edge of which, is delayed with respect to the leading (positive going voltage) edge of the input by a length of time as determined by the setting of the delay line adjustment.

Inputs: Pins P and R represent one TTL unit load. Pin U represents two TTL unit loads.

Outputs: Pin S can drive 27 TTL unit loads. Pins T and V are outputs consisting of open collector NPN transistors and can sink 30 milliamperes to ground. Voltage applied to Pins T and V must not exceed +20 volts.

Power: +5 Volts, 50 mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.
**M401 VARIABLE CLOCK**

The M401 Variable Clock is a stable RC-coupled multivibrator which produces standard timing pulses at adjustable repetition rates.

The module is intended for use as the primary source of timing signals in a digital system. Repetition rate is adjustable from 175 HZ to 10 MHz in five ranges. Internal capacitors, selected by jumper pin connections, provide coarse frequency control. An internal potentiometer provides continuously variable adjustment within each range.

A two-input OR gating input is provided for start-stop control of the pulse train. A level change from high to low with fall time less than 400 nsec is required to enable the clock.

Enabling inputs to output E2 is 50 nanoseconds.

<table>
<thead>
<tr>
<th>Frequency Range</th>
<th>Interconnections Required</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.5 MHz to 10 MHz</td>
<td>(100 pf)</td>
</tr>
<tr>
<td>175 KHz to 1.75 MHz</td>
<td>(1000 pf)</td>
</tr>
<tr>
<td>17.5 KHz to 175 KHz</td>
<td>(.01 μfd)</td>
</tr>
<tr>
<td>1.75 KHz to 17.5 KHz</td>
<td>(0.1 μfd)</td>
</tr>
<tr>
<td>175 Hz to 1.75 KHz</td>
<td>(1.0 μfd)</td>
</tr>
</tbody>
</table>

**Fine Frequency Adjustment:**

Controlled by an internal potentiometer. No provision is made for any external connections.

External capacitor may be added by connection between pin N2 and ground.
The M401 may also be voltage controlled by applying a control voltage to pin M. This feature is available only in M401 modules using printed circuit board revision “E” or later. The voltage applied to Pin M should be limited to the range of 0 Volts to +10.0 Volts. This voltage swing will allow the frequency to be shifted by approximately 30 percent in the frequency range using the internal capacitors of 1.0, 0.1, 0.01 and 0.001 uf. If the voltage applied to Pin M is D.C. or low frequency (below 1 KHz), Pin M will appear approximately as a +1.0 volt source with a Thevenin resistance of 800 ohms. Modulating the M401 with a 10V P-P signal about a center frequency, as derived by the application of a mean voltage of +5 Volts to Pin M, will yield a typical frequency excursion in excess of ±15% about the center frequency. Typical frequency excursions which may be obtained are shown below:

<table>
<thead>
<tr>
<th>Voltage applied to Pin M</th>
<th>CAPACITOR</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1.0 uf.</td>
</tr>
<tr>
<td>0</td>
<td>1.000</td>
</tr>
<tr>
<td>+1</td>
<td>1.054</td>
</tr>
<tr>
<td>+2</td>
<td>1.101</td>
</tr>
<tr>
<td>+3</td>
<td>1.147</td>
</tr>
<tr>
<td>+4</td>
<td>1.193</td>
</tr>
<tr>
<td>+5</td>
<td>1.238</td>
</tr>
<tr>
<td>+6</td>
<td>1.282</td>
</tr>
<tr>
<td>+7</td>
<td>1.325</td>
</tr>
<tr>
<td>+8</td>
<td>1.368</td>
</tr>
<tr>
<td>+9</td>
<td>1.408</td>
</tr>
<tr>
<td>+10</td>
<td>1.443</td>
</tr>
</tbody>
</table>

Output frequency in KHz

Inputs: Each enable input represents 1 unit load. Pin M, refer to text above.

Outputs: The output pulse width is 50 nsec. The positive output can drive 10 unit loads; the negative output, 9 unit loads.

Power: +5 Volts, 80 mA. (max.) using printed circuit board revision “E” or later.

Size: Standard, single height, single width FLIP CHIP module.

M401 — $55
The M405 clock employs a series resonant crystal oscillator to obtain a frequency stability of .01% of specified value between 0°C and +55°C. The clock frequency may be specified anywhere in the range of 5 KHz to 10 MHz by the customer.

Outputs: Outputs at pins D2 and E2 are respectively positive and negative going 0–+3 Volts 50 nsec pulses. Pin D2 can drive 10 unit loads while E2 can drive only 9 unit loads. Pulses at pins D2 and E2 are time shifted by one gate delay with negative pulse at pin E2 leading the positive pulse at D2 by a maximum of 20 nsec. The output pulse width can be modified by the addition of an external capacitor between pins K2 and H2. This capacitor will increase the output pulse width by approximately 1 nsec per 2.5 mmfd of additional capacitance.

Power: +5 Volts, 50 mA. (maximum)

Size: Standard, single height, single width FLIP CHIP module.

Ordering Information: When ordering the M405 always specify frequency. Allow six weeks for delivery.

Standard Stock Frequencies: 1.333 MHz, 2.000 MHz, 5.000 MHz.
The M410 is a free-running contactless-resonant-reed-tuned clock which provides stable timing signals for a system using the M706 and M707 teletype converter modules. Overall frequency stability of the outputs is better than .1% in the temperature range 0°C-70°C. Available clock frequencies are listed below. A pulse amplifier is provided for the generation of nominal 150 nsec pulses.

**Available Frequencies:** (fo in HZ) = 400 (50 baud), 550, 600 (75 baud), 750, 880 (110 baud), 1200 (150 baud), 1800, 2000, 2200, 2400 (300 baud).

**Inputs:** The pulse amplifier input presents one unit load.

**Outputs:** Pin J2 drives 30 unit loads at fo. Pins N2 and M2 drive 9 unit loads at fo/2. Pin L2 drives 9 unit loads at fo/4. Pin K2 drives 30 unit loads at fo/4. Pin R2 drives 10 unit loads with a nominal 150 nsec positive output pulse. Under normal operating conditions, pins L2, M2, N2, are used as test points.

**Power:** +5 Volts at 95 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.

---

M410 — $70
All incoming integrated circuits undergo computer controlled testing, with 40 dc and 16 ac tests performed in 1.1 seconds. This 100% inspection speeds production by minimizing the diagnosis of component failures in module test.
All DEC modules are exhaustively inspected and tested, both visually and electronically. A typical module undergoes a printed circuit board inspection procedure that consists of over 70 individual steps.
The M452 is a free running clock which generates the necessary timing signals for the PDP 8/1 teletype control. Frequency adjustment of this module is limited to less than 5% and the overall clock stability with respect to supply voltage and temperature variations is about 1%. The available output frequencies are 880Hz, and 220Hz. A pulse amplifier is provided for the generation of nominal 150 nsec pulses.

**Inputs:** The pulse amplifier input presents one unit load.

**Outputs:** Pin J2 drives 30 unit loads at 880Hz. Pins N2 and M2 drive 9 unit loads at 440Hz. Pin L2 drives 9 unit loads at 220Hz. Pin K2 drives 30 unit loads at 220Hz. Pin R2 drives 10 unit loads with a nominal 150 nsec positive output pulse. Under normal operating conditions, pins L2, M2, N2, are used as test points.

**Power:** +5 Volts, 77 mA. (max.)

**Size:** Standard; single height, single width FLIP CHIP module.

---

**M452 — $40**
The M500 module is used to convert negative input signals to positive output signals. Each card contains 8 converters and is pin compatible with the M510 positive receiver card.

A ground input at D2 will yield a +3 at D1 and ground at C1. The propagation delay is 40 nsec. Do not connect to pin E2 (used for manuf. test only).

**Inputs:** 1 mA. at ground; 0 mA. at −3 Volts

Input switching level is normally −1.5 Volts. The maximum input voltage is −3 Volts.

**Output:** Each output is capable of driving 10 unit loads.

**Power:** +5 Volts at 160 mA. (max.); −15 Volts at 64 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.

**M500 — $55**
Basically a Schmitt Trigger with variable thresholds, the M501 is used as a Switch Filter, Pulse Shaper and Threshold Detector. Complementary positive logic levels are provided as outputs.

The INPUT on PIN R2 is compared with the thresholds set on PINS L2 and M2, Upper and Lower respectively. AND and OR EXPANSION may be performed on PINS P2 and N2. Module R001 and R002 provide the diodes required. An integrator is provided on the input, allowing SWITCHES to be connected to the Schmitt Trigger with contact bounce effects eliminated. Two switch TIME CONSTANTS are provided. Inputs to PIN S2 result in a 7 m sec TIME CONSTANT, to PIN U2, 3.5 m sec.

The Upper and Lower threshold are preset at 1.7 Volts and 1.1 Volts. They may be modified by the addition of resistor combination in parallel with the internal network. However, the upper threshold must not exceed 2.0 Volts or the lower threshold fall below 0.8 V.

<table>
<thead>
<tr>
<th>Rx</th>
<th>PARALLEL</th>
<th>R2</th>
<th>THRESHOLD CLOSER</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rx</td>
<td>PARALLEL</td>
<td>R1</td>
<td>UPPER RISES</td>
</tr>
<tr>
<td>Rx</td>
<td>PARALLEL</td>
<td>R3</td>
<td>LOWER FALLS</td>
</tr>
</tbody>
</table>
Connecting a resistor from OUTPUT PIN F TO INPUT PIN R with PIN T tied to PIN R forms an oscillator.

Inputs: Input signal swing on PIN R2 is limited to ±20 Volts.

Input Pin R2: 2.7 KΩ to +5 Volts or 1.8 mA. at ground.

Pin P2—AND EXPAND input
Pin N2—OR EXPAND input
Pin S2—RC SWITCH INPUT Filter 7 msec
Pin U2—RC SWITCH INPUT Filter 3.5 msec
Pin L2, M2—Available for threshold modification.

Outputs: PIN F2 goes to GROUND when the input on PIN R2 rises above the UPPER threshold, having been below the lower threshold.
PIN F2 rises to +3 volts when the input on PIN R2 falls below the LOWER threshold, having been above the upper threshold.
PIN E2 is the complement of the PIN F2.
PIN E2 can drive ten unit loads.
PIN F2 can drive eight unit loads.

Power: +5 Volts at 31 mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.

M501 — $25
The M502 contains two non-inverting high-speed signal converters which interface standard negative (−3V and ground) DIGITAL logic levels or pulses with M and K Series positive logic modules. These converters provide sufficient current drive at a low output impedance for system interconnections by means of terminated 92-ohm coaxial cable. The converters operate at frequencies up to 10 MHz, with typical output rise and fall times of 8 nsec. Propagation times for output rise and fall are typically 20 nsec.

**Inputs:** Input loading is equivalent to a 3 mA. clamped load.

**Outputs:** Each output can drive terminated 92-ohm coaxial cable, and supply an additional 30 mA. at +3 Volts or sink an additional 30 mA. at ground. Output rise and fall times depend on the length of coaxial cable driven. When coaxial cable is not driven, switching speeds are increased by connecting the 100 ohm resistor to the output.

**Power:** +5 Volts, 49 mA. (max.); −15 Volts, 92 mA. (max.). Add 44 mA. for each 100 ohm resistor connected to outputs.

**Size:** Standard, single height, single width FLIP CHIP module.
The M506 contains six non-inverting signal converters which can be used to interface the negative logic levels or pulses of duration greater than 100 nsec to M and K Series positive logic levels of +3 Volts and ground. These converters operate at frequencies up to 2 MHz with typical rise and fall propagation time of respectively 70 nsec and 40 nsec.

In addition, to the negative level inputs, each converter circuit has three additional NOR inputs for positive logic levels of +3 Volts and ground. One of these inputs is tied to +3 Volts so that unused inputs can be tied to a source of logic 1.

Inputs: All negative level inputs (A1, D2, ... R2) present a 10 ma. at ground load.

Inputs B1, E2, ... S2 present five TTL unit loads and can drive seven TTL unit loads at logic 1 if not used as an input. All other inputs present 1 unit load.

Outputs: Each output can drive 10 TTL unit loads.

Power: +5 V at 81 mA. (max.); -15V at 115 mA. (max.).

Size: Standard, single height, single width FLIP CHIP module.

M506 — $52
BUS CONVERTER M507

INPUT E2 → 0 0
-3 +3 → D2 OUTPUT

H2 → 0 0
-3 +3 → F2

K2 → 0 0
-3 +3 → J2

M2 → 0 0
-3 +3 → L2

P2 → 0 0
-3 +3 → N2

S2 → 0 0
-3 +3 → R2

POWER

A2 → +5V
B2 → -15V
C2 → GRD

INPUT
GRD
-3V

OUTPUT
GRD
+3V

116
The M507 contains six inverting level shifters which will accept —3 Volts and GRD as inputs. The input to each level shifter consists of a 10 ma. clamped load and is diode protected against positive voltage excursions.

The output consists of an open collector NPN transistor. The output of each level shifter will sink 100 ma. to GRD. The maximum voltage which may be applied to the output is +20 Volts. The output transistor is protected against negative voltage excursions by a diode connected between the collector and GRD. The output rise is delayed by 100 nsec. for pulse spreading.

The principle use of this module is to convert negative voltage logic levels or pulses of duration greater than 100 nsec.

**Inputs:** Input loading is equivalent to a 3 mA. clamped load.

**Outputs:** Each output can sink 100 ma. to GRD. Maximum voltage applied to any output is +20 Volts.

**Power:** +5 Volts, 42 mA. (max.); —15 Volts, 115 mA. (max.).

**Size:** Standard, single height, single width FLIP CHIP module.
The M510 is a positive input/output receiver card for use with the PDP15. It contains 8 high input impedance circuits of at least 27 KΩ and input switching thresholds of about +1.5 Volts. Each receiver has two outputs, one of the same polarity as the input, the other, the inverse of the input. The receiver card can be used anywhere on the I/O Bus, but power (B+) must be applied at all times, since the input impedance drops to 1 KΩ when power is off. Do not connect to pin E2 (used for manuf. test only).

**Inputs:** The input impedance is 27 Ω (min.). Each input load current is 80 mA. (max.) and the threshold switching level is 1.4 to 1.6 volts.

**Outputs:** Output #1 fan out = 9 unit loads. Output #2 fan out = 10 unit loads. Output #2 delay = 50 nsec (from input)

**Power:** +5 Volts at 170 mA. (max.)

**Size:** Standard, double height, single width FLIP CHIP module.

**M510 — $51**
The M521 K Series to M Series Converter contains four circuits which can convert any K Series input to complementing M Series outputs. Typically a K Series input would have a $7\mu$ sec rise time and a $1.5 \mu$s fall time, the M521 speeds both those rise and fall times to approximately 15 nsec. Input circuit has built-in hysteresis and is slowed to a maximum frequency of 100 KHz.

**Inputs:** Each input represents a 3 mA. load.

**Outputs:** Each output is capable of driving 10 unit loads.

**Power:** 56 mA. maximum current at $+5$ Volts.
The M602 contains two pulse amplifiers which provide power amplification, standardize pulses in amplitude and width, and transform level changes into a standard pulse. A negative pulse output is produced when the input is triggered by a transition from high to low. Propagation time between input and output thresholds is 30 nsec maximum. An internal capacitor is brought out to pin connections to permit the standard 50 nsec output pulse to be increased to 110 nsec (nominal). Recovery time is equal to that of the output pulse width. The input must have a fall time (10% to 90% points) of less than 400 nsec and must remain below 0.8 volts for at least 30 nanoseconds. Maximum PRF is 10 MHz.

**Inputs:** Each input presents 2½ unit loads.

**Outputs:** Each output is capable of driving 30 unit loads.

**Power:** 5 volts, 213 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.
The M606 contains six pulse generators. Each circuit will produce a pulse to ground upon the application of a level shift from high to low to the input. The time duration of the output pulse will be at least 30 nsec. but no longer than 100 nsec. Each circuit contains an inhibit input. The output will be inhibited when the inhibit input is grounded. If this input is not used, it should be tied to a logic 1 level.

The M606 may be used for setting or clearing of flip-flops by applying the output of the M606 to the direct clear or set inputs of up to 14 flip-flops.

Inputs: Pins D1, F1, J1, N1, and R1 represent two unit loads. Pins E2, H2, K2, M2, P2, and S2 represent one unit load.

Outputs: All outputs may drive 28 unit loads and consists of a ground level with a time duration of at least 30 nsec. but not greater than 100 nsec. Pin V1 is a source of logic 1 and may supply ten unit loads.

Power: ±5 Volts at 188 mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.
The M610 contains 8 two-input NAND gates with open collector outputs. It also contains a pulse amplifier which does not have an open collector output.

The NAND gate maximum propagation delay when the output goes from High to Low is 15 nsec. However, when the output goes Low to High the propagation delay depends upon the load impedance. As an example, with the load shown in Figure 2, the maximum propagation delay time from a logic “0” to a logic “1” is 45 nsec.

The pulse amplifier maximum propagation delay is 60 nsec. for both High going and Low going output pulse transitions.

Inputs: Each input presents 1 TTL unit load.

Outputs: D2, F2, J2, L2, N2, R2 are capable of sinking 16mA to ground. U2 can drive 8 TTL unit loads.

Power: +5V, 41mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.

M610—$20
FOUR-INPUT POWER NAND GATE
M617

M SERIES

POWER
A2 +5V

C2, T1 GRD
+3 VOLTS U1, V1 UNUSED INPUTS

The M617 contains 6 four-input NAND gates each capable of driving up to 30 unit loads. Typical gate propagation delay is 15 nsec. Physical configuration and logical operation are identical to the M117.

Inputs: Each input presents 1 unit load.

Outputs: Each output is capable of driving 30 unit loads.

Power: +5 Volts, 97 mA. (max.).

Size: Standard, single height, single width FLIP CHIP module.

M617 — $26
The M622 contains eight two input AND gate bus drivers for convenient driving of the positive input bus of the PDP-15. The output consists of an open collector NPN transistor.

Pull up resistors of 68Ω to +5.0 Volts (supplied on M910) must be tied to the output and the last device should terminate all lines to ground with a 68Ω resistor (supplied on M909).

**Inputs:** Each input presents 1.25 TTL unit loads.

**Outputs:** The maximum voltage applied to the output transistor must not exceed +20 Volts and the collector current must not exceed 100 mA. The propagation time is 25 nsec.

**Power:** +5 Volts, 210 mA. (max.) excluding output current.

**Size:** Standard, single height, single width FLIP CHIP module.
The M623 contains twelve two input AND gate bus drivers for convenient driving of the positive input bus of either the PDP-8/I or PDP-8/L. Each driver can sink 100 mA at ground and allows a maximum output voltage of +20 Volts. The output consists of an open collector NPN transistor.

Inputs: Input levels are standard TTL levels of 0 Volts and +2.4 Volts. Data inputs A1, B1, F1, H1, M1, N1, D2, E2, K2, L2, R2, and S2 each present one TTL unit load. All other inputs present two unit loads.

Outputs: A driver output will be at ground when both inputs are at ground. Output rise and fall (TTT) are typically 30 nsec when a 100 mA resistive load is connected to a driver output. Output voltage must not exceed +20 Volts.

Power: +5 Volts, 71 mA. (max.) plus external load.

Size: Standard, single height, single width FLIP CHIP module.

M623 — $40
The M624 contains fifteen bus drivers intended for convenient driving of the positive input bus of either the PDP-8I or PDP-8L. Twelve of the drivers have a common gate line and would be used for DATA. There are three additional drivers, two of which share a common gate line and the third without a gate line. These three additional drivers were intended to accommodate the functions of "Program Interrupt", "IO Skip" and "Clear AC".
Inputs: Pin C1 presents 12 TTL unit loads. Pin D2 and U2 present two unit loads. All other input pins present one unit load.

Outputs: All outputs can sink 100 ma. to ground. Voltage applied to the output should be equal to or less than +20 Volts. The output consists of an open collector NPN transistor. Output rise and fall TTT are typically 30 nanoseconds when a 100 mA. resistive load to +5.0 Volts is connected to a driver output.

Power: +5 Volts, 89 mA. (max.). (Driver outputs not connected).

Size: Standard, single height, single width FLIP CHIP module.
The M632 contains eight, two input AND gate bus drivers for convenient driving of the negative bus.

**Inputs:** Each input presents 1.25 TTL unit loads.

**Outputs:** The output is internally clamped to keep it between $-3$ Volts and ground. The output current must not exceed 100 mA.

The propagation delay is 50 nsec. (Max.)

**Power:** $\pm 5$ Volts, 175 mA. (max.); $-15$ Volts, 40 mA. (max.), excluding output current

**Size:** Standard, single height, single width FLIP CHIP module.
The M633 contains twelve bus drivers intended for convenient driving of the negative bus of the PDP-8, PDP-8/I. Each driver consists of an open collector PNP transistor. It is pin compatible with the M623 positive voltage bus driver.

Inputs: Input levels are standard TTL levels. Data inputs A1, B1, F1, H1, M1, N1, D2, E2, K2, L2, R2 and S2. Each present one TTL unit load. All other inputs represent two unit loads.
Outputs: Open collector PNP transistor capable of supplying 20 mA. from ground. Voltage applied to the output should not exceed −6 Volts.

Conversion: Logic Diagram: An active voltage is a True State, i.e., −3 V. or +3 V. = “1.”. A ground is a True State. Grounded inputs will yield grounded outputs.

Propagation Delay: 40 nsec. typ.

Power: +5 Volts at 100 mA. (max.); −15 Volts at 40 ma. (max.)

Size: Standard, single height, single width FLIP CHIP module.
NEGATIVE OUTPUT CONVERTER M650

M SERIES

The M650 contains three non-inverting signal converters which can be used to interface the positive logic levels or pulses (of duration greater than 100 nsec) of K and M series to DIGITAL negative logic levels of —3 Volts and ground. These converters provide current drive at a low output impedance so that unterminated cables or wires can be driven with a minimum of ringing and reflections.

The converters operate at frequencies up to 2 Mc with maximum rise and fall total transition of respectively 75 nsec and 115 nsec. By grounding pin E2 (L2 or R2) the rise and fall total transition times can be increased to avoid ringing on exceptionally long lines. The converter then operates at frequencies up to 500 KHz with typical rise and fall total transition times of 500 nsec.

A positive AND condition at the input gate produces a ground output. If any input is at ground the converter output is at —3 Volts.

Inputs: Each input presents 1 unit load.

Outputs: Each output is capable of driving 20 mA. at ground and at —3 Volts.

Power: +5 Volts, 37 mA. (max.); —15 Volts, 29mA. (max.)

Size: Standard, single height, single width FLIP CHIP module.

M650 — $25
The M652 contains two non-inverting high-speed signal converters which can be used to interface the positive logic levels or pulses of the K and M Series to DIGITAL negative logic levels of —3 Volts and ground. These converters provide current drive at a low output impedance so that system interconnections can be made using terminated 92-ohm coaxial cable. The converters operate at frequencies up to 10 MHz with typical output rise and fall times of 8 nsec. Propagation times for output rise and fall are typically 20 nsec. The slope of the output transition can be decreased by grounding an internal RC network, to avoid ringing on exceptionally long lines. The converter then operates at frequencies up to 1 MHz.

**Inputs:** Positive logic levels of 0 and +3 Volts (nominal). Input loading is 2 unit loads. Input signals more positive than +6 Volts will damage the circuit.

**Outputs:** Each output can drive terminated 92 ohm coaxial cable and supply an additional 20 mA. at ground or sink an additional 20 mA. at —3 Volts. Output rise and fall times are dependent on the length of coaxial cable driven. When coaxial cable is not driven, switching speeds will be increased by connecting the 100-ohm resistor to the output.

**Power:** +5 Volts, 122 mA. (max.); —15 Volts, 202 Volts(max.)

**Size:** Standard, single height, single width FLIP CHIP module.

**M652 — $26**
The M660 Cable Driver consists of three circuits each of which will drive 100 ohm terminated cable with M Series levels or pulses whose duration is greater than 100 nsec.

**Inputs:** Each input represents 1 unit load.

**Outputs:** M Series logic levels with 50 mA. drive current at logic “1” or “0”.

**Power:** +5V, 71 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.
The M661 contains three circuits which may be used to drive low impedance unterminated cable with M Series logic levels or pulses whose duration is 100 nsec or greater.

**Inputs:** Each input represents 1 unit load.

**Outputs:** M Series logic "1" at 5 mA.
M Series logic "0" at 20 mA.

**Power:** +5V, 111 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.
The M671 M Series to K Series Converter contains four pulse stretching circuits which can convert any M Series input, longer than 50 nanoseconds, to complimentary K Series output pulses of 10 to 15 microseconds in length. Non-Electrolytic capacitors can be connected to the split lugs provided in each circuit, if longer K Series output pulse widths are desired. Pulses of up to 40 seconds in length are possible using this technique. When capacitance is added, the output pulse width is increased by 6400 C seconds where C is the capacitance added.

This circuit is insensitive to input transitions during its timeout period as shown in the example above.

Inputs: Each input represents one unit load

Outputs: Each output is capable of driving 15 mA. of load

Power: +5V at 112 mA.

Size: Standard, single height, single width FLIP CHIP module.
The M706 Teletype Receiver is a serial-to-parallel teletype code converter self contained on a double height module. This module includes all of the serial-to-parallel conversion, buffering, gating, and timing (excluding only an external clock necessary to transfer information in an asynchronous manner between a serial data line or teletype device and a parallel binary device). Either a 5-bit serial character consisting of 7.0, 7.5, or 8.0 units or an 8-bit serial character of 10.0, 10.5, or 11.0 units can be assembled into parallel form by the M706 through the use of different pin connections on the module. When conversion is complete, the start and stop bits accompanying the serial character are removed. The serial character is expected to be received with the start bit first, followed by bits 1 through 8 in that order, and completed by the stop bits. Coincident with reception of the center of bit eight, the Flag output goes low indicating that a new character is ready for transmission into the parallel device. The parallel data is available at the Bit 1 through Bit 8 outputs until the beginning of the start bit of a new serial character as received on the serial input. See the timing diagram of Figure 1 for additional information.

In addition to the above listed features, the M706 includes the necessary logic to provide rejection of spurious start bits less than one-half unit long, and half-duplex system operation in conjunction with the M707. Device selector gating is also provided so that this module can be used on the positive I/O bus of either the PDP8/I or the PDP8/L. To obtain additional applications information on the M706, write for Applications Note AP-M-013.

Inputs: All inputs present one TTL unit load except where noted. When input pulses are required, they must have a width of 50 nsec or greater.

Clock: The clock frequency must be eight times the serial input bit rate (baud rate). This input can be either pulses or a square wave. Input loading on the clock line is three unit loads.

Enable: This input when brought to ground will inhibit reception of new characters. It can be grounded any time during character reception, but returned high only between the time the Flag output goes to ground and a new character start bit is received at the serial input. When not used this input should be tied to a source of +3 Volts.

I/O Clear: A high level or positive pulse at this input clears the Flag and initializes the state of the control. When not used, or during reception, this input should be at ground.

Code Select Inputs: When a positive AND condition occurs at these inputs the following signals can assume their normal control functions—Flag Strobe, Read Buffer, and Clear Flag 1. Frequently these inputs might be used to multiplex receiver modules when a signal like Read Buffer is common to many modules. The inputs can also be used for device Selector inputs when the M706 is used on the positive I/O bus of the PDP8/I or PDP8/L. The code select inputs must be present at least 50 nsec prior to any of the three signals that they enable. If it is desired to bypass the code select inputs, they can be left open and the Enable D.S. line tied to ground.

Clear Flag 1: A high level or positive pulse at this input while the code select inputs are all high, will clear the Flag. When not used, this line should be grounded. Propagation delay from input rise until the Flag is cleared is a maximum of 100 nsec. The Flag cannot be set if this input is held high.
Clear Flag 2: A high level or positive pulse at this input, independent of the state of the code select inputs, will clear the Flag. All other characteristics are identical to those of Clear Flag 1.

Flag Strobe: If the Flag is set, and the code select inputs are all high, a positive pulse at this input will generate a negative going pulse at the Strobed Flag output. Propagation delay from the strobe to output is a maximum of 30 nsec.

Read Buffer: A high level or positive pulse at this input while the code select inputs are all high will transfer the state of the shift register to outputs Bit 1 through Bit 8. Final parallel character data can be read by this input as soon as the Flag output goes to ground. Output data will be available a maximum of 100 nsec after the rising edge of this input. See the timing diagram of Figure 1 for additional information.

Reader On: A low level or ground at this input will turn the internal reader flip-flop on. This element is turned off at the beginning of a received character start bit. This input can also be pulsed by tying it to one of the signals derived at output pins AE2 or BE2. A low output will exist at pin BE2 if the M706 is addressed and the clear Flag 1 (pin BJ2) is high. A low output will exist at pin AE2 if the M706 is addressed and the Clear Flag 1 (pin BJ2) is high or if Clear Flag 2 (pin BD1) is high.

Serial Input: Serial data received on this input is expected to have a logical zero (space) equal to +3 Volts and a logical 1 (mark) of ground. The input receiver on the M706 is a schmitt trigger with hysteresis thresholds of nominally 1.0 and 1.7 Volts so that serial input data can be filtered up to 10% of bit width on each transition to remove noise. This input is diode protected from voltage overshoot above +5.9 Volts and undershoot below —0.9 Volts. Input loading is four unit loads.

Outputs: All outputs can drive ten unit loads unless otherwise specified.

Bits 1 through 8: A read Buffer input signal will transfer the present shift register contents to these outputs with a received logical 1 appearing as a ground output. If the Read Buffer input is not present, all outputs are at logical 1. When the M706 is used for reception of 5-bit character codes, the output data will appear on output lines Bit 1 through 5 and bits 6, 7, 8 will have received logical zeros.

Active (0): This output goes low at the beginning of the start bit of each received character and returns high at the completion of reception of bit 8 for an 8-bit character or of bit 5 for a 5-bit character. Since this signal uses from ground to +3 Volts one-half bit time after the Flag output goes to ground, it can be used to clear the flag through Clear Flag 2 input while the Flag Output after being inverted can strobe parallel data out when connected to Read Buffer.
TYPICAL TIMING DIAGRAM
Serial Input-Parallel Output 8-Bit (01, 111, 111)-2 Unit Stop Time
If an M706 and M707 are to be used in half duplex mode, this output should be tied to the Wait input of the M707 to inhibit M707 transmission during M706 reception. Output drive is eight unit loads.

Flag: This output falls from +3 Volts to ground when the serial character data has been fully converted to parallel form. Relative to serial bit positions, this time occurs during the center of either bit 8 or bit 5 depending respectively on the character length. If the M706 is receiving at a maximum character rate, i.e. one character immediately follows another; the parallel output data is available for transfer from the time the Flag output falls to ground until the beginning of a new start bit. This is Stop bit time plus one-half bit time.

Strobed Flag: This output is the NAND realization of the inverted Flag output and Flag Strobe.

Reader (1): Whenever the internal reader flip-flop is set by the Reader ON input, this output rises to +3 Volts. It is cleared whenever a start bit of a new character received on the serial input.

Reader Run: For use with Digital modified ASR33 and ASR35 teletypes which have relay controlled paper tape readers. This output can drive a 20 ma at +0.7 Volts load. The common end of the load can be returned to any negative voltage not exceeding −20 Volts.

Pin AE2: This output is the logical realization of NOT (Clear Flag 1 or Clear Flag 2 or I/O Clear) and is a +3 Volts to ground output level or pulse depending on the input. This signal can be used to pulse Reader On for control of Reader Run as used in DEC PDP8/I or PDP8/L computers.

Pin BE2: This output is brought from +3 Volts to ground by an enabled Clear Flag 1 input. It can be connected to Reader On for a different form of control of Reader Run.

+3 Volts: Pin AD1 can drive ten unit loads at a +3 Volt level.

Power: +5 Volts at 400 mA. (max.).

Size: Standard, double height, single width FLIP CHIP module.
Quality of plated-thru holes is checked in our new electrochemical facility before boards go to the module assembly area.
TELETYPE TRANSMITTER
M707

M SERIES

DEVICE SELECTOR

CODE SELECT
INPUTS

AN1
ENABLE DS

CODE SELECT

FLAG STROBE
CLEAR FLAG 1
CLEAR FLAG 2

CLOCK
EX BAUD

WAIT BS2
I/O CLEAR BE2

CONTROL

AD1
ACTIVE (1)

CONTROL

AD2
LINE

FLAG

BH2
BD2
BF2

BJ2
STROBED FLAG
BK2
FLAG

SERIAL OUTPUT

PULSE ENVELOPE

PIN CONNECTIONS FOR 5 OR 8 BIT CODE
5 BIT - AK1 TO AJ1
8 BIT - AK1 TO AK2

PIN CONNECTIONS FOR STOP TIME
1.0 UNITS - BN2 TO BR2
1.5 UNITS - BN2 TO BP1
2.0 UNITS - BN2 TO BN1

SHIFT REGISTER

BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
BIT 8
ENABLE

AN1
AS1
AH1
AL1

LOAD BUFFER

POWER
AA2, BA2
AC2, AT1, BC2, BT1
+3
BJ1

+5V
GRD
UNUSED INPUTS

146
The M707 Teletype Transmitter is a parallel-to-serial teletype code converter self contained on a double height module. This module includes all of the parallel-to-serial conversion, buffering, gating, and timing (excluding only an external clock) necessary to transfer information in an asynchronous manner between a parallel binary device and a serial data line or teletype device. Either a 5-bit or an 8-bit parallel character can be assembled into a 7.0, 7.5, or 8.0 unit serial character or a 10.0, 10.5, or 11.0 unit serial character by the M707 through the use of different pin connections on the module. When conversion is complete, the necessary start bit and selected stop bits (1.0, 1.5, or 2.0 units) have been added to the original parallel character and transmitted over the serial line. The serial character is transmitted with the start bit first, followed by bits 1 through 8 in that order, and completed by the stop bits. Coincident with the stop bit being put on the serial line, the Flag output goes low indicating that the previous character has been transmitted and a new parallel character can be loaded into the M707. Transmission of this new character will not occur until the stop bits from the previous character are completed. See the timing diagram of Figure 1 for additional information.

In addition to the above listed features, the M707 includes the necessary gating so that it can be used in a half-duplex system with the M706. Device selector gating is also provided so that this module can be used on the positive bus of either the PDP8/I or the PDP8/L. To obtain additional applications information on the M707 write for Applications Note AP-M-013.

**Inputs:** All inputs present one TTL unit load with the exception of the Clock input which presents ten unit loads. Where the use of input pulses is required, they must have width of 50 nsec or greater.

**Clock:** The clock frequency must be twice the serial output bit rate. This input can be either pulses or a square wave.

**Bits 1 through 8:** A high level at these inputs is reflected as a logic 1 or mark in the serial output. When a 5-bit code is used, bit inputs 1 through 5 should contain the parallel data, bit 6 should be considered as an Enable, and bits 7, 8 and Enable should be grounded.

**Enable:** This input provides the control flexibility necessary for transmitter multiplexing. When grounded during a Load Buffer pulse, this input prevents transmission of a character. It can be driven from the output of an M161 for scanning purposes or in the case of a single transmitter, simply tied to +3 Volts.

**Wait:** If this input is grounded prior to the stop bits of a transmitted character, it will hold transmission of a succeeding character until it is brought to a high level. A ground on this line will not prevent a new character from being loaded into the shift register. This line is normally connected to Active (0) on a M706 in half duplex two wire systems. When not used, this line should be tied to +3 Volts.

**Code Select Inputs:** When a positive AND condition occurs at these inputs the following signals can assume their normal control functions—Flag Strobe, Load Buffer, and Clear Flag 1. Frequently these inputs might be used to multiplex transmitter modules when signals like Load Buffer are common to many modules. These inputs can also be used for device selector inputs when the M707 is used on the positive bus of the PDP8/I or PDP8/L. The
code select inputs must be present at least 50 nsec prior to any of the three signals that they enable. If it is desired to by-pass the code select inputs, they can be left open and the Enable DS line tied to ground.

**Clear Flag 1:** A high level or positive pulse at this input while the code select inputs are all high, will clear the Flag. When not used, this line should be grounded. Propagation delay from input rise until the Flag is cleared at the Flag output is a maximum of 100 nsec. The Flag cannot be set if this input is held at logic 1.

**Clear Flag 2:** A low level or negative pulse at this input will clear the Flag. When not used this input should be tied to +3 Volts. The Flag will remain cleared if this input is grounded. Propagation from input fall to Flag output rise is a maximum of 80 nsec. If it is desired to clear the flag on a load buffer pulse, Clear Flag 2 can be tied to pin AR1 of the module.

**Flag Strobe:** If the Flag is set, and the code select inputs are all high, a positive pulse at this input will generate a negative going pulse at the Strobed Flag output. Propagation delay from the strobe to output is a maximum of 30 nsec.

**I/O Clear:** A high level or positive pulse at this input clears the Flag, clears the shift register and initializes the state of the control. This signal is not necessary if the first serial character transmitted after power turn-on need not be correct. When not used, or during transmission, this input should be at ground.

**Load Buffer:** A high level or positive pulse at this input while the code select inputs are all high will load the shift register buffer with the character to be transmitted. If the Enable input is high when this input occurs, transmission will begin as soon as the stop bits from the previous character are counted out. If a level is used, it must be returned to ground within one bit time (twice the period of the clock).

**Outputs:** All outputs present TTL logic levels except the serial output driver which is an open collector PNP transistor with emitter returned to +5 Volts.

**Serial Output:** This open collector PNP transistor output can drive 20 mA into any load returned to a voltage between +4 Volts and −15 Volts. A logical output or mark is +5 Volts and a logical 0 or space is an open circuit. If inductive loads are driven by this output, diode protection must be provided by connecting the cathode of a high speed silicon diode to the output and the diode anode to the coil supply voltage.

**Line:** This output can drive ten TTL unit loads and presents the serial output signal with a logical 1 as +3 Volts and logical 0 as ground.

**Active:** During the time period from the occurrence of the serial start bit and the beginning of the stop bits, this output is high. This signal is often used in half duplex systems to obtain special control signals. Output drive is eight TTL unit loads.
Flag: This output falls from +3 Volts to ground at the beginning of the stop bits driving a character transmission. The M707 can now be reloaded and the Flag cleared (set to +3 Volts). This output can drive ten TTL unit loads.

Strobed Flag: This output is the NAND realization of the inverted Flag output and Flag Strobe. Output drive is ten TTL unit loads. +3 Volts: Pin BJ1 can drive ten TTL unit loads at a +3 Volts level.

Power: +5 Volts at 375 mA. (max.)

Size: Standard, double height, single width FLIP CHIP module.

Figure 1. Typical Timing Diagram, Parallel input, 8-Bit Character (11,110,110) With two bit Stop time.
The M730 and M731 interface modules provide extremely flexible interface control logic to connect devices, systems, and instruments to the output half of the programmed I/O transfer bus of either a PDP8/I or a PDP8/L positive bus computer. Peripheral equipment which operates either asynchronously or synchronously to a computer and expects to receive data from that computer, can to a large degree be interfaced by either the M730 or M731. Basic restrictions on the device or system to be interfaced are simply that it receive data in parallel, provide one or more control lines, and operate at a data transfer rate of less than 20 KHz. Complete interfaces to such peripheral gear as card punches and other repetitive devices is possible using the M730 and M731; however part of the controlling functions, such as counting etc. must be performed by computer software.
Figure 1

BUS INTERFACE — M730 (POSITIVE OUTPUT)

151
Figure 2

BUS INTERFACE — M731 (NEGATIVE OUTPUT)

152
Functionally, these modules contain five distinct sections which are as follows:

1. Device Selector—This logic network converts the buffered memory buffer (BMB) signals and IOP timing pulses from the computer into internal module control pulses.

2. Timing Generator—Through the use of device selector signals, control signals from the interfaced device, and module jumpers, this unit can supply variable width pulses or synchronous control levels at amplitudes specified in section 5 below.

3. Storage Register—This 12-bit flip-flop buffer register provides output data storage for information to be transmitted to the interfaced device.

4. Flag Control—Provisions for generation of I/O Skip and Program Interrupt signals for the computer are made in this area.

5. Level Converters—All level converters from the storage register or timing generator are open—collector transistor types which can drive 30 ma at ground. The M730 has npn drivers and can interface loads returned to a maximum positive supply of +20 Volts and the M731 has pnp drivers which can interface loads returned to a maximum negative supply of −20 Volts. Level converters which input control signals to the Flag control can receive signals of the same polarity and magnitude as the output drivers can sustain.

Thresholds on the input converters are +1.5 Volts and −1.5 Volts for the M730 and M731 respectively. All positive voltage levels are compatible with K and M series and all negative voltage signals are compatible with R, B and W Series.

For additional information, technical specifications and applications assistance, a Digital module specialist can be contacted at any Digital Sales office. Application Note AP-M-017 contains useful information concerning the use of the M730 and M731.

Size: Standard, double height, single width; FLIP CHIP module.

---

M730 — $160
M731 — $160
The M732 and M733 interface modules provide extremely flexible interface control logic to connect devices, systems, and instruments to the input half of the programmed I/O transfer bus of either a positive bus PDP8/L or PDP8/L computer. Peripheral equipment which operates either asynchronously or synchronously to a computer and expects to transmit data to that computer, can to a large degree be interfaced by either the M732 or M733. Basic restrictions on the device or system to be interfaced are simply that it transmit data in parallel, provide one or more control lines, and operate at a data transfer rate of less than 20KHZ. Complete interfaces to such peripheral gear as card readers and other repetitive devices is possible using the M732 and M733; however, part of the controlling functions such as counting, etc., must be performed by computer software.
BUS INTERFACE — M732 (POSITIVE INPUT)
Figure 2

BUS INTERFACE — M733 (NEGATIVE INPUT)

156
Functionally, these modules contain five distinct sections which are as follows:

1. Device Selector—This logic network converts the buffered memory buffer (BMB) signals and IOP timing pulses from the computer into internal module control pulses.

2. Timing Generator—Through the use of device selector signals, control signals from the interfaced device, and module jumpers, this unit can supply variable width pulses or synchronous control levels at amplitudes specified in section 5 below.

3. Storage Register—This 12-bit flip-flop buffer register provides input data storage of information received from the interfaced device. Information is loaded into this register by a control line from the peripheral.

4. Flag Control—Provisions for generation of I/O Skip and Program Interrupt signals for the computer are made in this area.

5. Level Converters—All level converters from the timing generator are open collector transistor types which can drive 30 mA at ground. The M732 has npn drivers and can interface loads returned to a maximum positive supply of +20 Volts and the M733 has pnp drivers which can interface to a maximum negative supply of −20 Volts. Level converters which input control and data signals to these modules can receive signals of the same polarity and magnitude as the output drivers can sustain. Thresholds on the input converters are +1.5 Volts and −1.5 Volts for the M732 and M733 respectively.

All positive voltage levels are compatible with K and M Series and all voltage signals are compatible with R, B, and W Series.

For additional information, technical specifications and applications assistance, a Digital module specialist can be contacted at any Digital Sales Office. Application Note AP-M-018 contains useful information concerning the use of the M732 and M733.

Size: Standard, double height, single width FLIP CHIP module.

M732 — $160
M733 — $165
The M734 is a double height, single width module and is a three word multiplexer used for strobing twelve-bit words on the positive voltage input bus; usually the input of the PDP8/I or the PDP8/L. Device selector gating is provided. The data outputs of the M734 Multiplexer consist of open collector n-p-n transistors which allow these outputs to be directly connected to the bus. All inputs present one TTL unit load and function as follows:

Code select Inputs: When a positive AND condition occurs at these inputs, the pulse inputs IOP1, IOP2, and IOP4 are enabled for use in strobing input data. The code select inputs must be present at least 50 nsec prior to any of the three signals that they enable. If all select inputs are not required, unused inputs must be tied to a source of +3 Volts (Pin AL2). These inputs are all clamped so that no input can go more negative than −0.9 Volts.
IOP1, 2, 4: These three 50 nsec or longer positive pulse inputs strobe respectively 12-bit words A, B, and C into the bus driver. All three lines are clamped so that no input can go more negative than —0.9 Volts.

Data inputs: Bit 0-11 on words A, B, and C are strobed in 12-bit words as above. Bus driver output lines correspond numerically (0-11) to the selected word input lines (0-11). A high data input will force a bus driver output to ground during a data strobe. Inputs must be present at least 30 nsec prior to issuance of IOP 1, 2, or 4.

Bus driver: These open collector npn transistor bus driver outputs can sink 100 mA at ground. The maximum output voltage must not exceed +20 Volts. Each driver output is protected from negative undershoot by a diode clamp. When this module is used with the PDP8/I or PDP8/L, these outputs would be connected to the accumulator input lines of the I/O bus. Typical rise and fall TTT at these outputs with a 100 mA resistive load are 100 nsec.

Data Strobes: Pins AA1, AB1, and AC1 can each drive 18 TTL unit loads. These outputs appear coincident with IOP1, IOP2, and IOP4 respectively only if the code select inputs are all high.

+3V — Pin AL2 can drive 19 inputs at a high logic level.

Power: +5 Volts at 325 mA. (max.)

Size: Standard, double height, single width FLIP CHIP module.
The M735 provides one 12-bit input bus driver and one 12-bit output buffer register for input and output data transfers on the positive I/O bus of either a PDP8/L or a PDP8/L. Device selector gating plus additional signal lines provide the flexibility necessary for a complete interface with the exception of flag sense signals. Use of the M735 is not restricted to a computer, as it can be used in many systems to provide reception and transmission of data over cables.
Inputs:
All inputs present one TTL unit load with few exceptions as noted in the functional descriptions below:

Code Select Inputs: When a positive AND condition occurs at these inputs, the pulse input gates for IOP1, IOP2, and IOP4 are enabled for use as detailed below. The code select inputs must be present at least 50 nsec prior to any of the three signals that they enable. If all select inputs are not required, unused inputs must be tied to a source of $+3$ Volts. These inputs are all clamped so that no input can go more negative than $-0.9$ Volts. When this module is used with the PDP8/L or PDP8/L these inputs would be connected to BMB outputs 3-8 to generate a device code. Where required in discussions below, this 6-bit device code will be referred to as code XY.

IOP1, 2, 4, BMB9(1) and BMB10(1): These three IOP's 50 nsec or longer positive pulse inputs, in conjunction with control level inputs BMB9(1) (Pin AA) and BMB10(1) (Pin AB1) provide all of the necessary signals for operation of this module. Table 1 below indicates the recommended use of these pulses and levels. A “1” or “0” in this table indicates the presence or absence respectively of a pulse (an IOP) or the logic level at pins AA1 or AB1.

The M735 module operation as associated with the various mnemonic IOT codes is quite explicit with the exception of IOTXY5. This code (IOTXY5) would be used to load zeros into the M735 with IOTXY1 and then to load into the AC the data present at the data inputs of the bus driver when IOTXY4 occurs. In this particular operation the AC has been effectively cleared as the content of the AC was zero during IOTXY1 thereby allowing the transfer of data into the AC without the use of the AC clear command usually generated by IOT2.

<table>
<thead>
<tr>
<th>IOP 4</th>
<th>IOP 2</th>
<th>IOP 1</th>
<th>BMB 9(1)</th>
<th>BMB 10(1)</th>
<th>PDP/8 Mnemonic</th>
<th>Module Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>IOTXY1</td>
<td>$+3V \rightarrow OV$ output pulse on pin BR1 used for skip function.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>IOTXY2</td>
<td>$+3V \rightarrow OV$ output pulse on pin BS1, bus driver output on BP1 pulsed to ground and is used for the AC clear function.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>IOTXY3</td>
<td>Load output register from accumulator outputs on IOP1 execute IOTXY2.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>IOTXY4</td>
<td>Data inputs strobed onto accumulator inputs.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>IOTXY5</td>
<td>Load output register on IOP1, Execute IOTXY4.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>IOTXY6</td>
<td>Execute IOTXY2, and IOTXY4.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>IOTXY7</td>
<td>Execute IOTXY3, and IOTXY4.</td>
</tr>
</tbody>
</table>
Although it is not implicit from Table 1, BMB9(1) and BMB10(1) inputs are gated in a positive OR circuit, so that when the M735 is not used on a PDP8/I or PDP8/L I/O bus one of these inputs can be grounded and the other used for control. They must appear at least 50 nsec prior to an IOP pulse. If the M735 is used with one of the above computers, these inputs must be tied to the corresponding I/O bus lines. The input load on IOP1 is two TTL unit loads. All five inputs are clamped so that no input can go more negative than —0.9 Volts.

Data Inputs: Each data input when at ground, enables the corresponding bus driver output to be pulsed to ground during IOTXY4. A high input will inhibit the bus driver from being strobed. Since each input is ANDed with IOTXY4, any change of data after this strobe begins will change the bus driver output.

Accumulator Inputs: The input level presented to these inputs will be the same as that assumed by the buffer outputs after executing inputs strobes IOTXY, 5, or 7. Input data must be present at least 50 nsec prior to an IOP. Each input is protected from negative undershoot by a diode clamp.

Reset Register Pin AL2: A positive pulse of 50 nsec or longer at this input sets all buffer outputs to ground. When high, this input overrides any data loading from the accumulator inputs. The output register will be cleared within 70 nsec from the rising edge of this input. Diode input clamping is provided to limit negative undershoot to —0.9 Volts.

Outputs:
Pin BR1: This output can drive ten TTL unit loads and has a propagation delay of less than 20 nsec. See Table 1.

Bus Driver: These open collector npn transistor bus driver outputs, including pin BP1, can sink 100 ma. at ground. The maximum output voltage cannot exceed +20 Volts and each driver output is protected from negative undershoot by a diode clamp. When this module is used with the PDP8/I or PDP8/L, output pins BA1—BN1 would be connected to the accumulator input lines and pin BP1 to the clear accumulator line of the I/O bus. Typical rise and fall TTT of these outputs with a 100 mA. resistive load are 100 nsec.

Buffer Outputs: Each output can drive ten TTL unit loads.

Power: +5 Volts at 425 mA. (max.)

Size: Standard, double height, single width FLIP CHIP module.

\[ M735 \quad \$135 \]
The M736 is used in conjunction with the PDP8/L or 8/L to provide the capability of assigning priorities to various I/O devices connected to the I/O bus of the computer. The M736 can be used to assign priorities for one thru four external devices. Priority assignment may be provided for more than four devices by using additional M736 modules for each additional group of four devices. All M736's in a particular priority system would utilize the same device code.

**THEORY OF OPERATION**

Basically the M736 module consists of the following:

1. The M103 device selector function.
2. A Bit Time State-3 (BTS-3) input.
3. Four priority input lines.
4. Priority enable line, input and output.
5. Five groups of six gates, each of which is capable of being hard wired to provide address information to locate subroutines to service the various devices associated with the priority interrupt system. The output of each of these gates is strobed onto the accumulator input bus on lines AC(6) thru AC(11).

**SEQUENCE OF OPERATION**

The external device activates its skip and/or interrupt FLAG flip-flop. The activation of the FLAG causes two things to happen; (a) The computer's interrupt request line is pulled to ground. This tells the computer that an external devices requires service and requests the computer to jump to an I/O priority interrupt service subroutine as soon as the computer completes its present cycle. (b) The external device FLAG pulls to ground the appropriate hard wired priority line connected to a “D” flip-flop in the M736.

A Bit Time State-3 (BTS-3) pulse from the computer is applied to the clock input of the “D” flip-flop to which the activating device flag is connected, as mentioned in section 1b above, and causes this flip-flop in the M736 to set. If more than one priority devices called to be serviced at the same time, all of the associated priority “D” flip-flops in the M736 would be set at this time. The outputs of the priority flip-flops in the M736 are connected to a priority gate structure which is arranged in such a manner that only one output line will be activated and that line will be associated with the external device with the highest priority.

This activated output of the priority gate structure is applied to one group of six two-input gates which make up the address gate. The other input of each of the six two-input gates of the address gate is hard wired to provide a discrete address which will correspond to the starting location of the particular subroutine associated with that priority request. Each of the six output lines of the activated address gates is applied to one input of a two-input gate of the AC input strobe gate.
The computer now has had time to jump to the priority interrupt service routine and now issues a device selection code corresponding to the hard wired device selection code assigned to the M736 priority interrupt modules. This device selection code will pre-enable the IOP gates of the M736's.

The computer now issues an IOP-2 pulse to the IOP-2 gate of the M736 module. The output of the IOP-2 gate now produces an IOT-2 pulse which causes the “Clear the AC” line of the I/O bus to be pulled to ground, and thereby clears the AC.

The computer issues an IOP-1 pulse to the IOP-1 gate of the M736 module. The output of the IOP-1 gate produces an IOT-1 pulse which is applied to the strobe inputs of the AC input bus gate. As the other inputs of the AC input bus gate are connected to the outputs of the address gate, appropriate lines of the AC input bus (AC 6 thru AC 11) will be pulled to ground thereby loading into the AC the starting address of the subroutine associated with the particular I/O device to be serviced.

The computer now refuses to accept any further interrupt requests and jumps to the subroutine with the particular starting address which was loaded into the AC. The service routine of the particular priority device contains an instruction to clear the interrupt flag flip-flop of the particular I/O device and at the end of the subroutine issues the M736 device selector code with an IOP-4 which clears the priority flag flip-flops of the M736. The computer now turns on the priority interrupt system capability which allows the computer to service any future interrupt requests.

**USING THE M736 PRIORITY INTERRUPT MODULES**

1. Assign a device selection code to the M736 priority system and connect the device selection inputs of the M736 to the proper device selection lines to assure decoding for that code. If more than one M736 is used connect the device selection lines for each M736 in exactly the same manner. Each M736 will use the same device selection code. These inputs are: BT2, BS1, BR1, BP1, BN1 and BS2.

2. Connect the enable input, BN2, of each M736 to +3V.

3. Connect the IOP-1 input, BJ1, to the IOP-1 bus line.

4. Connect the IOP-2 input, BM2, to the IOP-2 bus line.

5. Connect the IOP-4 input, BH2, to the IOP-4 bus line.

6. Connect the BTS-3 input, BL1, to the BTS-3 bus line.

7. Connect the outputs of the external I/O device flag flip-flops to the priority

**NOTE:** In normal operation, IOP-4, is not required as the flag flip-flop in the external priority I/O device is cleared by the subroutine servicing that device. When the flag in the I/O device is cleared, the next BTO3 pulse will load the disabled flag output into its respective priority flag flip-flop in the M736 effectively clearing the priority flag flip-flop. flip-flop.
inputs in such a manner as to pull the corresponding priority input line of the M736 to GRD when the device flag is activated. These inputs are as follows:

1st priority BJ2 1st M736 Module
2nd priority BH1 " " "
3rd priority BF2 " " "
4th priority BK1 " " "
5th priority BJ2 2nd " "
6th priority BH1 " " "
Carry on for additional priority interrupt devices.

8. Assign starting address to the subroutines which will service each priority interrupt device attached to the priority interrupt system. Also assign a starting address for the subroutine to service non-priority devices. Hardwire the various starting address of the service routines as follows:

<table>
<thead>
<tr>
<th>Priority</th>
<th>AC(6)</th>
<th>AC(7)</th>
<th>AC(8)</th>
<th>AC(9)</th>
<th>AC(10)</th>
<th>AC(11)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Priority 1</td>
<td>BD1</td>
<td>BB1</td>
<td>AP1</td>
<td>AR1</td>
<td>AH1</td>
<td>AF2</td>
</tr>
<tr>
<td>Priority 2</td>
<td>AU2</td>
<td>AS1</td>
<td>AN1</td>
<td>AK1</td>
<td>AF1</td>
<td>AA1</td>
</tr>
<tr>
<td>Priority 3</td>
<td>AT2</td>
<td>AR2</td>
<td>AM2</td>
<td>AL2</td>
<td>AE1</td>
<td>AB1</td>
</tr>
<tr>
<td>Priority 4</td>
<td>BA1</td>
<td>AS2</td>
<td>AL2</td>
<td>AM1</td>
<td>AD1</td>
<td>AC1</td>
</tr>
<tr>
<td>NON-Priority</td>
<td>BC1</td>
<td>BE1</td>
<td>BF1</td>
<td>AP2</td>
<td>AJ1</td>
<td>AH2</td>
</tr>
</tbody>
</table>

NOTE: If more than four external I/O devices require priority assignments, the NON-priority address inputs BC1, BE1, BF1, AP2, AJ1 and AH2 of the M736 module used for the first four highest priorities, must be connected to GRD. If more than two M736 modules are required all of the NON-priority address lines of each module except the last M736 containing the lowest priorities, must be connected to GRD. The NON-Priority address is hardwired to the NON-Priority address inputs of only the lowest priority M736 module. All un-used priority address inputs must be grounded. Logic 1 level for address may be obtained from module pin BV2 of each M736 module. Lower priority addresses would be hardwired on succeeding M736 modules in the same order hard wired to the second M736 module as follows:

<table>
<thead>
<tr>
<th>Priority 5</th>
<th>AC(6)</th>
<th>AC(7)</th>
<th>AC(8)</th>
<th>AC(9)</th>
<th>AC(10)</th>
<th>AC(11)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Priority 6</td>
<td>BD1</td>
<td>BB1</td>
<td>AP1</td>
<td>AR1</td>
<td>AH1</td>
<td>AF2</td>
</tr>
<tr>
<td>Priority 6</td>
<td>AU2</td>
<td>AH2</td>
<td>AK2</td>
<td>AD2</td>
<td>AJ2</td>
<td>AE2</td>
</tr>
</tbody>
</table>

9. Connect the AC input bus gate outputs to the AC bus as follows:

<table>
<thead>
<tr>
<th>Module Pins</th>
<th>AC(6)</th>
<th>AC(7)</th>
<th>AC(8)</th>
<th>AC(9)</th>
<th>AC(10)</th>
<th>AC(11)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>AV2</td>
<td>AH2</td>
<td>AK2</td>
<td>AD2</td>
<td>AJ2</td>
<td>AE2</td>
</tr>
</tbody>
</table>

10. Connect the Priority Enable input line BE2, of the M736 with the highest priorities, or the only priorities, to ground.

11. If lower priorities of 5 or more are assigned, connect the Priority output of the module with the higher priorities, Pin BD2, to the next M736 module (with the next following four lesser priorities) Priority enable input pin BE2.

12. Last, but not least, connect the INITIALIZE input, BL2 to the Initialize line of the computer I/O bus.

Size: Standard, double height, single width FLIP CHIP module.

M736 — $125
The M737 12-Bit Bus Receiver Interface is completely contained on a double height, single width module.

The M737 was designed primarily to receive and store in a buffer register twelve parallel data bits from the positive bus of the PDP-8/I or PDP-8/L. The M737 is pin compatible with the M738 Counter-Buffer Interface, the M107 Device Selector, the M108 Flag Module, and the 12-Bit Bus Paneloid E100. The 12-Bit Bus Receiver Interface, M737, consists of three basic sections: device selector, flag, and buffer register section.

**Device Selector Section**
The device selector section contains six address inputs which are to be connected to the proper BMB bits for address selection. IOP 1 input is used to generate an IOT 1 which is used internally to test the flag. The output of flag test gate is connected directly to the skip bus with an NPN transistor. The output of the address selection gate is connected to the bus gate of the buffer

167
register section and functions as an option select level. IOP 2 is used for two purposes. It is internally connected in such a manner as to clear the flag and to load the buffer register with the contents of the BAC lines.

The Flag Section
The flag section is used to generate a programmed interrupt. The flag flip-flop may be set by a level shift from low to high (a positive going voltage) applied to the set input at pin AS2. The output of the flag is connected to the P. 1. line by way of a P. 1. enable gate and an open collector NPN transistor. The output of the flag is also connected to pin BU1. The flag is reset by IOP2 applied to pin AN2 or by initialize pulses applied to Pin AL2.

Buffer Register Section
Data from the bus is applied to the inputs of the bus gate. The bus gate prevents the buffer register from loading the bus when M737 is not addressed. The bus gate is enabled by the option select level derived internally from the output of the device selector section. The buffer register is loaded by jam transfer upon the command of an IOT2 instruction. The output of the buffer register is buffered by the use of TTL circuitry.

Inputs: All inputs which receive positive bus signals are protected against negative voltage undershoot. AE1, BV1 represent 1.25 TTL unit loads. These two inputs need not be tied to a logic 1 source when not used.

AM2, AN2 represent 2.5 TTL unit loads.

AS2 represents 2 TTL unit loads.

All other inputs represent 1 TTL unit load.

Outputs: BS1, BR1 will sink 25 MA to ground. Voltage applied to these outputs must not be allowed to exceed +20 Volts. These outputs are protected against negative voltage undershoot and consist of open collector NPN transistors.

All other outputs will drive 10 TTL unit loads.

Power: +5 Volts, 300 mA (maximum).

Size: Standard, double height, single width FLIP CHIP module.

M737 — $120
The M738 Counter-Buffer Interface is contained on a double height, single width module.

The M738 was designed primarily to strobe twelve parallel bits onto the positive bus of the PDP-8/I or PDP-8/L. This module consists of three basic sections: 1) A twelve bit bus driver, 2) A twelve bit Up Counter which is presetable by jam transfer, and 3) A clock input gate circuit twelve bit bus driver.

The twelve bit bus driver is used to strobe the contents of the buffer counter onto the bus when a logic 0 (gnd) is applied to the “Strobe Data Out” pin AU2. The output of the bus driver consists of an open collector NPN transistor which allows the data outputs of other M738 modules to be parallel in a collector OR to ground fashion.
These outputs can sink 25 mA to ground and are protected against negative voltage undershoot in excess of \(-.9V\).

The input to the “Strobe Data Out” pin AU2 would normally be an IOT pulse derived from a M103 or M107.

Twelve bit up counter-buffer:
The twelve bit counter-buffer consists of three MSI, 4-bit presetable counters connected in tandem. Twelve parallel bits of data may be applied to the data inputs and then jam transferred into the counter by the application of a logical zero of time duration equal to or greater than 250 n seconds to the “Strobe Data In” pin AS2. This input could be an IOT pulse from a M102 or M107.

The contents of the counter may be cleared by the application of a logical zero of time duration equal to or greater than three micro-seconds applied to the “clear counter/buffer” input pin BD2. The requirement of a three micro-second pulse precludes the direct use of an IOT pulse for clearing the counter. If it is required to clear the counter by the command of an IOT pulse, a M302 dual delay multivibrator could be used to stretch the IOT pulse length. At times, it may be desirable to connect two or more M738 module counters in tandem. This may be accomplished by connecting the “overflow” output pin BE2 of the first M738 to the “clock” input pin AV2 of the next M738. The clear pulse time duration should be an additional 3 micro-seconds for each M738 added in tandem; i.e. 24 bits would require a 6 micro-second clear pulse.

Clock Input Gate
The clock input gate circuit contains a storage flip-flop which serves to gate a clock pulse applied to the “Clock” input, pin AV2, into the counter buffer. This flip-flop may be initialized by the application of a logic one pulse (+ voltage pulse) to pin AL2 or by a logic zero (ground pulse) applied to the “Stop” input AT2. When the flip-flop is initialized, clock pulses applied to the clock input, pin AV2, will not be counted. Clock pulses may be counted by setting the flip-flop with the application of a logic zero pulse to the “Start Clock” input AR2. The four inputs, clock, start clock, stop and initialize require a minimum pulse width of 50 nanoseconds and therefore could use IOT pulses derived from the device selectors M103 or M107.

Inputs:
- AS2: 3TTL Loads
- AU2: 12TTL Loads
- All other inputs: 1 TTL Load

(See text for timing considerations)

Outputs:
- BE2: 10TTL Loads
- All other outputs consist of open collector NPN transistors which are capable of sinking 25 MA to ground. Voltage applied to these outputs must not exceed +20 Volts. The outputs are diode protected against negative voltage undershoot in excess of \(-.9\) Volts.

Power:
- +5V at 250 MA (maximum) — no strobe onto bus.
- 370 MA (maximum) — during bus strobe.

Size: Standard, double height, single width FLIP CHIP module.

\[ \text{M738} \quad \$105 \]
I would like additional information on those items checked:

Control Products:  Computer Products:
☐ Control Modules  ☐ PDP-8/E
☐ PDP-14        ☐ PDP-11
☐ Quickpoint-8  ☐ PDP-15
☐ DNC   ☐ PDP-10
Other ___________________________  Other ___________________________

☐ I would also appreciate another copy of this 1971 LOGIC HANDBOOK.

Name ___________________________
Title ___________________________
Company __________________Division __________________
Street ___________________________
City __________________State ______Zip ____________

I would like additional information on those items checked:

Control Products:  Computer Products:
☐ Control Modules  ☐ PDP-8/E
☐ PDP-14        ☐ PDP-11
☐ Quickpoint-8  ☐ PDP-15
☐ DNC   ☐ PDP-10
Other ___________________________  Other ___________________________

☐ I would also appreciate another copy of this 1971 LOGIC HANDBOOK.

Name ___________________________
Title ___________________________
Company __________________Division __________________
Street ___________________________
City __________________State ______Zip ____________
BUSINESS REPLY MAIL
NO POSTAGE STAMP NECESSARY
IF MAILED IN THE UNITED STATES

Postage will be paid by:

DIGITAL EQUIPMENT CORPORATION
DEPT. A.
MAYNARD, MASSACHUSETTS 01754
The M782 is used in PDP-11 device interfaces. It consists of logic circuits that can be divided into three functional sections: Master Control A, Master Control B, and INTR Control.

The Master Control circuits are used to gain control of the UNIBUS for satisfying the need to either Gain direct memory access (DMA), or to perform the INTR bus operation which alters program flow.

To become master of the bus involves a question of priority. Briefly, this priority question is split into three phases: 1) bus request lines, 2) processor's priority level, and 3) physical placement of a device on the UNIBUS.

1) NPR
   BR7  (highest)
   BR6  (except for trap instructions)
   BR5
   BR4  (lowest)

2) The processor acknowledges BR's of level > N:
   where N is an Octal number in processor's status register. (NPR's are not affected.)

3) Highest priority goes to the device closest to the processor on the unique bus grant chain.

Theory Of Operation

If a device wants control of the bus, it asserts both INT A and INT ENB A. Then a request is made on a BR. This then leads to priority determination and a BG results. Now the Master Control A responds with BUS SACK. The processor sees this acknowledgement and removes BG. When BUS BBSY and BUS SSYN are negated, the Master Control A removes its BR and asserts BUS BBSY itself. It also asserts Master A when it is in control of the bus. Now the device can use the bus. To release control of bus, the device can assert CLEAR A or negate: INT A or INT ENB A. Master Control B is identical to A.

The INTR operation transfers a "vector address" to the processor. At this address is stored two consecutive words: 1) The starting address of the interrupt service routine, and 2) A status word. When the processor detects this, a trap sequence is initiated (current value of PC and current status of PS are stored and new ones are fetched.) Now the interrupt service routine is executed.

To start the process: START INTR A or START INTR B is asserted. Then BUS INTR is asserted along with a 6-bit address. This is transferred onto the data lines: BUS D (07:02) providing a range of 000 to 374 (OCTAL) in increments of 4. D(07:03) are controlled by jumpers, which when "in," forces the bit to zero. The processor seeing BUS INTR asserts BUS SSYN. When this is detected, an INTR DONE A is asserted which negates the START INTR signal. This is turn negates BUS INTR, which negates BUS SSYN. As a result, a trap sequence is initiated. Vector bit-2 controls D02. When it is asserted D02 is asserted. It does not control any other bits.

| LOGIC LEVEL | 1 (high) > +3V at 40µA | 0 (low) < .4V at -1.6mA |

172
**Input Loading:** One TTL load (each)

INT A,B  
INT ENB A,B  
MASTER CLEAR A,B  
VECTOR BIT 2

Two TTL load (each)

START INTR A,B

One Unibus receiver

load* (each)

BG IN A,B  
BUS BBSY  
BUS SSYN  
EXT. GND

—25 mA (max.)

*A UNIBUS receiver load is characterized at:

< 1.4V at 25μA (max.) Low level  
> 2.5V at 160μA (max.) High level

**Output Drive:** Ten TTL loads (each)

MASTER A,B  
INTR DONE A,B

One UNIBUS driver

load* (each)

BR A,B  
BUS INTR  
BUS D (07:02)

Two UNIBUS driver

loads* (each).

BUS SACK  
BUS BBSY  
BG OUT A,B

*A UNIBUS driver load is characterized at:

< 0.8V at 50 mA (max.)  
25μA (max.)  
LOW LEVEL  
Open collector leakage

**Power:**  
+5 Volts at 277 mA (max.)

The grant chain to tie in the Master Control as follows:

BG IN has 390Ω to GND and BG has 180Ω  
+5 Volts.

EXT GND is used for testing purposes and should be tied to ground in normal operations.

**Size:**  
Extended length, single height, single width FLIP CHIP module.
The M783 consists of twelve drivers to be used as an interface with the UNIBUS of the PDP-11. Pin U1 provides +3 Volts and has an output capability of ten TTL loads.

**Input Loading:** Each input represents 1.5 TTL loads.

**Output Drive:** Fanout of 10 from pin D2; all others are capable of sinking 50 mA. with a collector voltage of less than or equal to 0.8 Volts. Leakage current is less than 25 microamps.

**Power:** +5 Volts at 69.9 mA. (max.)

**Size:** Extended length, single height, single width FLIP CHIP module.

---

**M783—$30**
The M784 consists of sixteen inverting receivers that are used as interface with the UNIBUS of the PDP-11.

**Input Loading:** All inputs have one Unibus receiver load. A Unibus receiver load is characterized as:

- \(< 1.4\text{V at } 25\mu\text{A max.}\) LOW LEVEL
- \(> 2.5\text{V at } 160\mu\text{A max.}\) HIGH LEVEL

**Output Drive:** Each output has a fanout capability of 7 TTL loads.

- Output LOW Level 0.6V @ 12.5 mA
- Output HIGH Level 3.5V @ −2.5 mA

**Power:** ±5 Volts at 200 mA (max.)

**Size:** Extended length, single height, single width FLIP CHIP module.

M784—$30
The M785 consists of 8 drivers and 8 receivers, and is used as a device interface with the PDP-11 UNIBUS. Pin U1 provides +3 Volts and has an output capability of ten TTL loads. Driver gates are open collectors and capable of sinking 50 mA with a collector voltage of less than 0.8V.

**Input Loading:** All driver inputs represent 1.5 TTL loads.

All other inputs have one Unibus receiver load

*A Unibus Receiver load is characterized at:

\[
\begin{align*}
< 1.4 \text{V} & \quad 25 \mu \text{A (max.)} & \quad \text{LOW LEVEL} \\
\geq 2.5 \text{V} & \quad 160 \mu \text{A (max.)} & \quad \text{HIGH LEVEL}
\end{align*}
\]

**Output Drive:** Each output has a fanout capability of 7 TTL loads.

\[
\begin{align*}
\text{Output LOW Level} & \quad 0.6 \text{V} \quad @ \quad 12.5 \text{ mA} \\
\text{Output HIGH Level} & \quad 2.5 \text{V} \quad @ \quad -2.5 \text{ mA}
\end{align*}
\]

**Power:** +5 Volts at 118 mA (max.)

**Size:** Extended length, single height, single width FLIP CHIP module.
The M786 Device Interface is a double height module used in conjunction with the M105 Address Selector and the M782 Interrupt Control to enable an external device containing up to 16 bits to communicate with the KA11 Processor.

The Device Interface contains controls for reading a 16 bit word from an external device into the processor, a 16 bit register that may both be loaded and read by the processor (whose outputs are available to an external device), two interrupt enable flip-flops which may also both be read and loaded by the processor, and two REQUEST bits controlled by an external device.

The device may signal the processor by generating an interrupt signal on one of the two REQUEST lines. If the appropriate interrupt enable flip-flop in the device interface is set, an interrupt signal is sent to the processor.

**Input Loading:** All standard TTL loads.

All one unit loads except REQUEST lines which are two unit loads.

**Output Drive:** All 8 unit loads.

**Power:**

+5 Volts at 600mA (max.)

**Size:** Extended length, double height, single width FLIP CHIP module.

---

The BB11 is a prewired system unit used for general interfacing. It consists of three 288-pin blocks assembled end-to-end in a casting which can be mounted in the basic PDP-11 box or extension box. Six of the module slots are used for bus and power connectors. These slots are:

**POWER-A3**

- UNIBUS-A1·B1 and A4·B4
- +5 Volts to all A2 pins
- −15 Volts to all B2 pins (except in slots A1, B1, A4 and B4)
- Ground to all C2 and T1 pins.

---

**M786—$220**

**BB11—$90**
This module allows 36 lines to be used as signals and/or grounds. The 100-ohm resistors connected in series with the modules pins A2, B2, U1 and V1 are provided to afford some measure of protection in the event that these pins are inadvertently connected to a source of supply voltage.

**Input:** Recommended current per line is 100 mA. maximum.

**Size:** Standard; single height, single width FLIP CHIP module.

---

M901 — $15
The M903 connector is a single sized, double sided board.

This connector provides high density cable connections using two single flexprint cables. Eighteen signal leads and grounds are used as listed below.

Signal: B1, D1, E1, H1, J1, L1, M1, P1, S1
       D2, E2, H2, K2, M2, P2, S2, T2, V2

Common Ground: A1, C1, F1, K1, N1, R1, T1
                C2, F2, J2, L2, N2, R2, U2

Size: Standard, single height, single width FLIP CHIP module.
The M904 connector is a single sized, double sided board.

This connector provides high density cable connections using coaxial cable. Provisions are made for connection of two nine-conductor coaxial cables to this connector. Eighteen signal leads and grounds are used.

**Signal:**  B1, D1, E1, H1, J1, L1, M1, P1, S1
D2, E2, H2, K2, M2, P2, S2, T2, V2

**Common (ground):**  A1, C1, F1, K1, N1, R1, T1
C2, F2, J2, L2, N2, R2, U2

**Size:** Standard, single height, single width FLIP CHIP module.

M904 — $14
The M906 cable terminator module contains 18 load resistors which are clamped to prevent excursions beyond $\pm3V$ and ground. It may be used in conjunction with M623 to provide cable driving ability similar to M661 using fewer module slots.

The M906 may be used to terminate inputs. In this configuration, M906 and M111 are a good combination.

**Inputs:**
This module is normally used standard M-Series levels of 0 and $\pm3V$ to partially terminate 100 ohm cable. It presents a load of 22.5 ma or 14 TTL unit loads at ground, and therefore, must be driven from at least an M617 type circuit, or preferably a cable driver.

The following pins MUST be grounded: A1, C1, F1, K1, N1, R1, T1, C2, F2, J2, L2, N2, R2, U2

**Power:** $\pm5V @ 440\text{ ma.} (\text{max.})$ (all lines grounded).

**Size:** Standard, single height, single width FLIP CHIP module.

---

M906 — $20
The M907 is used to provide proper undershoot ground clamps for PDP8/1 positive bus signals not using M103 or M101 inputs.

The M907 also provides +3V for clamping 25 unused inputs. Diode clamps appear on signal leads used in double-sided alternate ground I/O cables.

Diode clamp: B1, D1, E1, H1, J1, L1, M1, P1, S1, D2, E2, H2, K2, M2, P2, S2, T2, V2

Ground: A1, C1, F1, K1, N1, R1, T1, C2, F2, J2, L2, N2, R2, U2

Power: +5V at 10.2 mA.(max.)

Size: Standard, single height, single width FLIP CHIP module.

M907 — $16
The M908 cable connector consists of a single sized, double sided board which contains thirty-six split pins which allows the connection of thirty-six separate wires. All connections are made on the component side of the module. The 10 ohm, \( \frac{1}{4} \) watt resistors connected in series with module pins A2, B2, U1 and V1 are provided to afford some measure of protection in the event that these pins are inadvertently connected to a source of supply voltage.

The M908 is primarily intended for use with ribbon cable and is normally supplied with a ribbon cable clamp unless otherwise specified.

Size: Standard, single height, single width FLIP CHIP module.

\[ M908 - $18 \]
The M909 module contains 18 68Ω resistors. All 18 resistors are tied to ground through a common bus.

This module is used in conjunction with the M910 to form ½ of the biasing circuitry used in the driving network of the M622.

Size: Standard, single height, single width FLIP CHIP module.

M909 — $14
The M910 module contains 18-68Ω resistors. All resistors are tied to a common ±5 Volts bus.

This module is used in conjunction with the M909 to form ½ of the biasing circuitry used in the driving network of the M622.

Size: Standard, single height, single width FLIP CHIP module.

M910—$20
The M1103 contains 10 2-input AND gates. Unused inputs on any gate must be returned to a source of logic “1” for maximum noise immunity. Two pins are provided (U1 and V1) as a source of +3 Volts for this purpose.

**Inputs:** Each input represents 1 TTL unit load.

**Outputs:** Each output can drive 10 TTL unit loads.

**Power:** +5 Volts @ 80 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.

M1103—$14
The M1307 contains 6 4-input AND gates. Unused inputs on any gate must be returned to a source of logic "1" for maximum noise immunity. Two pins are provided (U1 and V1) as a source of +3 Volts for this purpose.

**Inputs:** Each input presents 1.25 TTL unit loads.

**Outputs:** Each output is capable of driving 12.5 TTL unit loads.

**Power:** +5 Volts @ 100 mA. (max.)

**Size:** Standard, single height, single width FLIP CHIP module.

---

M1307—$12
The Module Assembly area has shifted emphasis from volume production to complex experimental work. The above process is a special sub-assembly of an indicator light board designed for a control unit.
W Series
Special Purpose
Logic Boards
These six wire wrappable boards with wire wrappable pins will accommodate dual-in line IC's. Two separate leads of 30-gauge may be wire wrapped to each pin. All boards have accommodations for 14 and/or 16 pin dual-in-line IC's. However, the W950 and W951 boards also have accommodations for 24 pin dual-in-line IC's. Some boards are supplied with low profile IC sockets. The boards are designed to offer customer flexibility by providing additional pin locations for mounting discrete components, such as transistor sockets and potentiometers. These boards offer the user such advantages as easy construction of prototypes and low cost limited production runs. The following table describes each individual module:

**MODULES W940, W942**

- AA2, BA2, CA2, DA2, +5
- AC2, AT1, BC2, BT1
- CC2, CT1, DC2, DT1, GND

**MODULES W941, W943**

- AA2, BA2, +5
- AC2, AT1
- BC2, BT1, GND

192
<table>
<thead>
<tr>
<th>MODULE</th>
<th>CONNECTOR SIZE</th>
<th>DESCRIPTION</th>
<th>PRICE</th>
</tr>
</thead>
<tbody>
<tr>
<td>W940</td>
<td>144 Entended length Quad height</td>
<td>Accommodates up to 50 14 and/or 16 pin IC's with or without sockets. (sockets not included)</td>
<td>$70.00</td>
</tr>
<tr>
<td>W941</td>
<td>72 Entended length Double height</td>
<td>Accommodates up to 25 14 and/or 16 pin IC's with or without sockets. (sockets not included)</td>
<td>$40.00</td>
</tr>
<tr>
<td>W942</td>
<td>144 Entended length Quad height</td>
<td>Contains low profile IC sockets. Accommodates up to 50 14 and/or 16 pin IC's</td>
<td>$140.00</td>
</tr>
<tr>
<td>W943</td>
<td>72 Entended length Double height</td>
<td>Contains low profile IC sockets. Accommodates up to 25 14 and/or 16 pin IC's</td>
<td>$75.00</td>
</tr>
<tr>
<td>W950</td>
<td>144 Entended length Quad height</td>
<td>Has 30 14 and/or 16 pin type accommodations. Also contains 8 24 pin type accommodations that can also accommodate 14 and/or 16 pin IC's. IC's may be mounted with or without sockets (sockets not included).</td>
<td>$65.00</td>
</tr>
<tr>
<td>W951</td>
<td>72 Entended length Double height</td>
<td>Has 15 14 and/or 16 pin type accommodations. Also contains 4 24 pin type accommodations that can also accommodate 14 and/or 16 pin IC's. IC's may be mounted with or without sockets (sockets not included).</td>
<td>$40.00</td>
</tr>
</tbody>
</table>
The W960 is a single-height, standard-length, double-sided PC board that can accommodate either two 14 or 16 pin dual-in-line IC’s, or one 24 pin dual-in-line IC with or without socket(s). All IC pins are brought out to connector pins.
The W966 is the 8/e collage mounting board. It is double sided, extended length, and quad height with wire wrappable pins. It will accommodate 14 and/or 16 pin dual-in-line IC's with or without 16 pin sockets. Two separate leads may be wire wrapped to each pin. Up to 42 IC's can be mounted on the W966. Discrete components may be directly soldered onto the board. The top center of the W966 board has 72 terminal fingers with terminating wire wrap pins. An I/O connector (male) terminating in wire wrap pins is mounted on the left side of the W966 board to provide access to the "outside world" when using BC08J-XX cable with a double sided connector board or a BC08K-XX single sided connector board. Both connector boards have 18 conductor lines.

All power and ground lines are common to the 8/E "OMNIBUS".

```
AA2, BA2, CA2 +5

AC1, AC2, AF1, AF2, AN1, AN2, AT1, AT2
BC1, BC2, BF1, BF2, BN1, BN2, BT1, BT2
CC1, CC2, CF1, CF2, CN1, CN2, CT1, CT2
DC1, DC2, DF1, DF2, DN1, DN2, DT1, DT2
```

```
GND
```

The W967 is similar in all details to the W966 except that the W967 is supplied with 42 low profile IC sockets.

<table>
<thead>
<tr>
<th></th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>W966</td>
<td>$85</td>
</tr>
<tr>
<td>W967</td>
<td>$165</td>
</tr>
</tbody>
</table>
The W968 and W969 collage mounting boards will accommodate 14 and/or 16 pin dual-in line IC’s with or without 16 pin wire wrap sockets and/or solder sockets. The W968 is a double-sided, quad-height, extended length board and can accommodate up to 72 IC’s.

The W969 is the double-height version of the W968 and can accommodate up to 36 IC’s. Among the unique uses of the collage boards are that they facilitate construction of prototypes and production of limited runs.

W968

```
<-- AA2, BA2, CA2, DA2  +5

<-- { AA2, AT1, BA2, BT1
       { CA2, CT1, DA2, DT1 }   --GND
```

W969

```
<-- AA2, BA2  +5

<-- { AA2, AT1
       { BA2, BT1 }   --GND
```

---

W968—$45
W969—$30

196
These 10 blank modules offer convenient means of integrating special circuits and even small mechanical components into a FLIP CHIP system, without loss of modularity. Both single- and double-size boards are supplied with contact area etched and gold plated. The W990 Series modules provide connector pins on only one module side for use with H800 connector blocks. W970 series modules have etched contacts on both sides of the module for use with double density connectors Type H803, and low density Type H808.

<table>
<thead>
<tr>
<th>Module</th>
<th>Connector Pins</th>
<th>Size</th>
<th>Handle</th>
<th>Description</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>W970</td>
<td>36</td>
<td>Standard length</td>
<td>Attached</td>
<td>Bare board, no split lugs, similar to W990.</td>
<td>$4.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Single height</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>W971</td>
<td>72</td>
<td>Standard length</td>
<td>Attached</td>
<td>Bare board, no split lugs, similar to W991.</td>
<td>$8.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Double height</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>W972</td>
<td>36</td>
<td>Standard length</td>
<td>Separate</td>
<td>Copper clad, similar to W992.</td>
<td>$4.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Single height</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>W973</td>
<td>72</td>
<td>Standard length</td>
<td>Separate</td>
<td>Copper clad, similar to W993.</td>
<td>$6.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Double height</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>W974</td>
<td>36</td>
<td>Standard length</td>
<td>Attached</td>
<td>Same as W998, contact both sides.</td>
<td>$9.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Single height</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Module</td>
<td>Connector Pins</td>
<td>Size</td>
<td>Handle</td>
<td>Description</td>
<td>Price</td>
</tr>
<tr>
<td>--------</td>
<td>----------------</td>
<td>-----------------------</td>
<td>--------</td>
<td>-----------------------------------------------------</td>
<td>--------</td>
</tr>
<tr>
<td>W975</td>
<td>72</td>
<td>Standard length</td>
<td>Attached</td>
<td>Same as W999, contact both sides.</td>
<td>$18.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Double height</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>W990</td>
<td>18</td>
<td>Standard length</td>
<td>Attached</td>
<td>Bare board, split lug terminals.</td>
<td>$2.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Single height</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>W991</td>
<td>36</td>
<td>Standard length</td>
<td>Attached</td>
<td>Bare board, split lug terminals.</td>
<td>$5.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Double height</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>W992</td>
<td>18</td>
<td>Standard length</td>
<td>Separate</td>
<td>Copper clad, to be etched by user.</td>
<td>$2.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Single height</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>W993</td>
<td>36</td>
<td>Standard length</td>
<td>Separate</td>
<td>Copper clad, to be etched by user.</td>
<td>$4.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Double height</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>W998</td>
<td>18</td>
<td>Standard length</td>
<td>Attached</td>
<td>Perforated, 0.052” holes, 18 with etched lands. The holes are on 0.1” centers, both horizontally and vertically.</td>
<td>$4.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Single height</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>W999</td>
<td>36</td>
<td>Standard length</td>
<td>Attached</td>
<td>Perforated, 0.052” holes, 36 with etched lands. The holes are on 0.1” centers, both horizontally and vertically.</td>
<td>$9.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Double height</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Type W992 and W993 are single side copper clad boards. The diagrams above indicate the copper clad area that is usable for etching purposes. The identifying numbers are etched from the clad using a minimum of etchable area. Type W972 and W973 are equivalent to the above types but have copper clad on both sides.
The W979 Collage Mounting Board will accommodate 14 and/or 16 pin dual-in-line IC's with or without 16 pin wire wrap sockets and/or solder sockets. It is the double-height, standard-length version of the W969.
The W980 Module Extender allows access to the module circuits without breaking connections between the module and mounting panel wiring.

For double size flip-chip modules use two W980 extenders side by side. The W980 is for use with A, K and W Series 18 pin modules.

W980 — $14
The W982 serves a function similar to the W980 except it contains 36 pins for use with M series modules. The W982 can be used with all modules in this catalog. A, K, and W series modules will make contact with only 2 side pins. A2, B2, etc.
The W984 Module Extender allows access to the module circuits without breaking connections between the module and module panel wiring. It is double height and extended length with 72 connector pins for double height M Series modules. For single height M Series modules use the W982 Module Extender.
After the modules are flow-soldered, they undergo a visual inspection to insure that all solder points and runs are properly made. If needed, additional solder is added.
Hardware, Accessories and Power Supplies

Digital manufactures a complete line of hardware accessories in support of its module series. Module connectors are available for as few as one module and as many as 64 in a single rack (H020). A complete line of cabinets is available to house the modules and their connector blocks, as well as providing a convenient means for system expansion. Power supplies for both large and small systems and reference supplies are also available.

Coupled with the recent additions to the hardware line, Digital has made every effort to maintain or improve the high standards of reliability and performance of its present line. Through the availability of a wide range of basic accessories, DEC feels that it is offering the logic designer the necessary building blocks which he requires for complete system design.

50-CYCLE POWER

Because of the demand for Digital’s products in areas where 115-V, 60-cps power is not available, each of the power supplies with a frequency-sensitive regulating transformer is also available in a multi-voltage 50-cps version. All 50-cps supplies have the same input connections. The line input is on pins 3 and 4. Jumpers should be connected depending on the input voltage. These connections are shown below along with a schematic.
WIRING HINTS

These suggestions may help reduce mounting panel wiring time. They are not intended to replace any special wiring instructions given on individual module data sheets or in application notes. For fastest and neatest wiring, the following order is recommended.

(1) All power & ground wiring and any horizontally bussed signal wiring. Use Horizontal Bussing Strips Type 932 for type H800, 933 for type H803, or 939 for type H808.

(2) Vertical grounding wires interconnecting each chassis ground with pin C grounds. Start these wires at the uppermost mounting panel and continue to the bottom panel. Space the wires 2 inches apart, so each of the chassis-ground pins is in line with one of them. Each vertical ground wire makes three connections at each mounting panel.

(3) All other ground wires. Always use the nearest pin C above the pin to be grounded, unless a special grounding pin has been provided in the module.

(4) All signal wires in any convenient order. Point-to-point wiring produces the shortest wire lengths, goes in the fastest, is easiest to trace and change, and generally results in better appearance and performance than cabled wiring. Point-to-point wiring is strongly urged.

The wire size for use with the H800 connector blocks and 1943 mounting panel is 24 for wire wrap, and 22 for soldering. The size for use with H803 block and H911 mounting panel is #30 wire. Larger or smaller wire may be used depending on the number of connections to be made to each lug. Solid wire and a heat resistant spaghetti (Teflon) are easiest to use when soldering.

Adequate grounding is essential. In addition to the connection between mounting panels mentioned above, there must be continuity of grounds between cabinets and between the logic assembly and any equipment with which the logic communicates.

When soldering is done on a mounting panel containing modules, a 6-V (transformer) soldering iron should be used. A 110-V soldering iron may damage the modules.

When wire wrapping is done on a mounting panel containing modules, steps must be taken to avoid voltage transients that can burn out transistors. A battery- or air-operated tool is preferred, but the filter built into some line-operated tools affords some protection.

Even with completely isolated tools, such as those operated by batteries or compressed air, a static charge can often build up and burn out semiconductors. In order to prevent damage, the wire wrap tool should be grounded except when all modules are removed from the mounting panel during wire wrapping.

AUTOMATIC WIRING

Significant cost savings can be realized in quantity production if the newest automatic wiring techniques are utilized. Every user of FLIP CHIP modules benefits from the extensive investment in high-production machinery at Digital, but some can go a step further by taking advantage of programmed wiring for their FLIP CHIP digital systems.
While the break-even point for hand wiring versus programmed wiring depends upon many factors that are difficult to predict precisely, there are a few indications:

1. One-of-a-kind systems will probably not be economical with automatic wiring, unless a customer has high overhead costs and performs a time-consuming (costly) hand assembly.

2. At the other end of the spectrum, production of 50 or 100 identical systems of almost any size would be worth automating, not only to lower the cost of the wiring itself but also to reduce human error. At this level of volume, machine-wired costs can be expected to be considerably less than the cost of hand wiring.

3. For two to five systems of several thousand wires each, a decision on the basis of secondary factors will probably be necessary: ease of making changes, wiring lead time, reliability predictions, and availability of relevant skills are factors to consider.

Digital can supply further information to those interested in programmed wiring techniques. Contact the Module Marketing Manager, Module Products Group.

**COOLING OF FLIP CHIP MODULES**

The low power consumption of K and M series modules results in a total of only about 25 watts dissipation in a typical 1943 Mounting Panel with 64 modules. This allows up to six panels of modules to be mounted together and cooled by convection alone, if air is allowed to circulate freely. In higher-dissipation systems using modules in significant quantities from the A series, the number of mounting panels stacked together must be reduced without forced-air cooling. In general, total dissipation from all modules in a convection-cooled system should be 150 watts or less.

The regulating transformers used in most DEC power supplies have nearly constant heat dissipation for any loading within the ratings of the supply. Power dissipated within each supply will be roughly equal to half its maximum rated output power. If power supplies are mounted below any of the modules in a convection-cooled system, this dissipation must be included when checking against the 150 watt limit.
CONNECTOR BLOCKS
H800-W, H800-F

This is the 8-module socket assembly used in Flip-Chip® mounting panels. Because of its 18 pin connectors, it can be used for all modules except those with pins on both sides of the board. Pin dimensions are .031 inches by .062 inches and may be of either a wire trap or solder fork type. Number 24 awg. gauge wire should be used with these connectors.

The drawings below show the pertinent dimensions.

REPLACEMENT CONTACTS TYPES H801-W, H801-F

These contacts are offered in packages of 18 for replacement purposes. In each package, nine straight and nine offset contacts are included, enough to replace all contacts in one socket.

H801-W is for wire-wrap connectors; H801-F is for solder-fork connectors.

<table>
<thead>
<tr>
<th></th>
<th>Cost</th>
</tr>
</thead>
<tbody>
<tr>
<td>H800F</td>
<td>$8</td>
</tr>
<tr>
<td>H800W</td>
<td>$8</td>
</tr>
<tr>
<td>H801F</td>
<td>$2</td>
</tr>
<tr>
<td>H801W</td>
<td>$2</td>
</tr>
</tbody>
</table>
This is an 18 pin connector block for a single FLIP CHIP® module. It can be used to mount all modules except those with pins on both sides of the board. Pin dimensions are .031 inches by .062 inches and may be of the wire wrap type only. Number 24 wire should be used with this connector.
The H803 is the 8-module molded Connector Assembly used in the H911 mounting panels. For each of the eight modules, it provides a 36-pin connector with the wirewrap pins forming a 0.125-inch staggered grid as shown above. This connector is designed to be used with M Series modules; however, it can also be used with all other series listed in this handbook.

The blocks have the same physical dimensions as the H800 with the exception of pin length. These blocks are only available with wire wrap pins which are designed to be wrapped with number 30 wire. Pin dimensions are 0.025 inches square. W&K Series 18 pin modules will make contact with only the 2-side pins (A2, B2, etc.).

H805 is a package of 36 pins (18 left and 18 right) to be used as replacements in H803 blocks.

<table>
<thead>
<tr>
<th></th>
<th>H803</th>
<th>H805</th>
</tr>
</thead>
<tbody>
<tr>
<td>Price</td>
<td>$13</td>
<td>$4</td>
</tr>
</tbody>
</table>
H807

This is a 36 pin single shot connector. It is provided for M Series modules but can be used with modules or connector boards in the K and W Series. Uses include mounting in confined or irregular spaces. Often the H807 is used to terminate a connector board at a remote location. The H807 is available only with wire wrap pins. Number 30 wire should be used with this connector.

H808

The H808 is a relatively low density connector block for use with all modules in the catalog. This includes A, K, M, and W Series modules. The connector provides 4 module slots each having 36 pins. On A, K and W Series modules only the 2 side pins, (A2, B2, etc.) will make contact. This connector adds a measure of convenience and versatility to the many uses to which these catalog modules can be applied. The dimensions of the connector pins are the same as those for the H800 (.031 inches by .062 inches). Number 24 wire should be used with these blocks, H800 and H808 connector blocks can be mixed for M and A, K, W module mixing purposes. Wire wrapping patterns can be maintained even though module letter series are mixed because H800 and H808 pin layout is identical. H809 is a package of 36 replacement pins, 18 left and 18 right.

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>H807</td>
<td>$5</td>
<td></td>
</tr>
<tr>
<td>H808</td>
<td>$10</td>
<td></td>
</tr>
<tr>
<td>H809</td>
<td>$ 4</td>
<td></td>
</tr>
</tbody>
</table>
Pairs of brackets. H001 provides 3/4" standoff to mount 1907 over mounting panel wiring. H002 provides a 2" setback so a control panel with switches, lamps, etc. can be mounted flush with mounting rack or cabinet in front of logic wiring.

The H020 consists of a 19" mounting frame casting. Components which can be mounted on this frame include, H800, H803, H808 connector blocks, power supplies or customer components that are adapted to the frame mounting requirements.

H021—Single offset end plate which mounts to the H020. This end plate provides a mount for the 1945-19 hold down bar, if required.

H022—Single end plate similar to the H021 on which is mounted a terminal block assembly for ease of parallel power wiring to adjacent panels.

1945-19 HOLD DOWN BAR: Reduces vibration and keeps modules securely mounted when panel or system is moved. Adds 1/2 in. to depth of mounting panel.

1907 Panel Cover—Blue or brown tweed painted aluminum cover with captive screws to mate threaded bushings in K980 and H001. Adds to appearance while protecting system against vibration and tampering. When choice of color is not specified, blue will be supplied.

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>H001-PR</td>
<td>$8</td>
<td>H022</td>
<td>$20</td>
</tr>
<tr>
<td>H002-PR</td>
<td>$8</td>
<td>1945-19</td>
<td>$15</td>
</tr>
<tr>
<td>H020</td>
<td>$15</td>
<td>1907</td>
<td>$9</td>
</tr>
<tr>
<td>H021</td>
<td>$7</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
This convenient mounting hardware permits logic connector pin wiring to be done before logic is installed in the enclosure.

K940 is a mounting support that attaches to the enclosure. K941 is a removable bracket that mounts up to four H800, H803, or H808 connector blocks. Any connections to external equipment are made through the ribbon connectors of interface signal modules (K508, K524, K604, K644) to the K716 Interface Block.
MOUNTING PANEL
1943

HARDWARE

TYPE 1943 MOUNTING PANEL

The 1943 Mounting Panel consists of an H020 that houses up to 64 modules. It is designed for mounting in a standard 19-in. rack. The mounting panel is finished with an aluminum conversion coating (Chromicoat). Filter capacitors are included on all power supply lines.

Available options are solder or wire-wrap connectors, power input via terminal strip or marginal check switches, and power wiring. The chart below shows how the options are indicated when ordering.

```plaintext
1943 — F — B — P

BASIC PANEL 1943

CONNECTOR
F — Forked-pin solder type connectors.
OR
W — Wire-wrap connectors.

POWER CONNECTION
B — Power input via terminal block. Both conventional screw connections and taper tabs can be used.
M — Marginal check switches on all voltage inputs allow selection of fixed or variable power.

POWERS WIRING OPTION*

*Additional charge.

EXAMPLE: If you require a Type 1943 Mounting Panel with wire-wrap connectors, marginal check switches on the power connection, and prewired power, you would order:

1943 — W — M — P

BASIC PANEL

CONNECTOR

POWER CONNECTION

POWER WIRING

MECHANICAL DIMENSIONS: 19 in. wide; 5-3/16 in. high; 6-3/4 in. deep. Tabs for power connections fit AMP “Faston” receptacles, series 250, part 41774 or Type 914 power jumpers.

<table>
<thead>
<tr>
<th></th>
<th>1943-F-B</th>
<th>$111.00</th>
<th>1943-F-M</th>
<th>$132.00</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1943-W-B</td>
<td>$111.00</td>
<td>1943-W-M</td>
<td>$132.00</td>
</tr>
<tr>
<td></td>
<td>1943-F-B-P</td>
<td>$121.00</td>
<td>1943-F-M-P</td>
<td>$142.00</td>
</tr>
<tr>
<td></td>
<td>1943-W-B-P</td>
<td>$121.00</td>
<td>1943-W-M-P</td>
<td>$142.00</td>
</tr>
</tbody>
</table>
```
These low cost, 19" panels have sixty-four 18 pin connector sockets with either wire-wrap (S) or solder fork (R) contact pins. Shipped with connector blocks installed and pins A and C bussed.

No terminal strips are included in the K943, since power regulators K731 and K732 will normally be plugged in to make power connections. If hold-down is required to prevent modules from backing out under vibration, order a pair of end plates K980. These assemble by means of added nuts on the rear of the rack mount screws. They accept the painted 1907 cover plate, making a hold-down system that contacts the module handles and can allow flexprint cables to be threaded neatly out the end. Rack space: 5 1/4". See photos showing K943-S, K980, 1907, and H001.

K943R — $96
K943S — $96
The H911 mounting panel uses eight H803 connector blocks and houses sixty four, 36 pin connectors. Mechanical dimensions are identical to those of the H910.

The H911 is available with wire wrap pins only, and is generally used for M Series modules.

The unit is a combination of the following parts:
- H020 — Mounting frame
- H021 — Standoffs
- H803 — Connector blocks
- 933 — Bussing strips (optional with H022 standoff)

The H911J is not prewired or bussed for power.
The H911K does have prewired power.

933 BUS STRIP — For H911 mounting panel, makes wiring power and register pulse busses easy.

Consult following table for mounting panel options and ordering information.

<table>
<thead>
<tr>
<th></th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>H911J</td>
<td>$151</td>
</tr>
<tr>
<td>H911K</td>
<td>$161</td>
</tr>
</tbody>
</table>
H914 — This panel houses 8 low density H808 connector blocks. The panel will hold 32 of either A, K, M or W Series modules. It can be used for expanding slot capacity in conjunction with H913 or alone using other voltage supply options, e.g. K731 and K732 combinations. Mechanical characteristics are like those of the H911.

H916 — This panel contains an H716 power supply and 6 H803 (green) connector blocks. The unit provides for forty-eight, 36 pin module slots. Although generally used for mixes of M and A series modules, K and W series modules can also be accommodated.

H917 — This panel is similar to the H916 panel except 6 low density H808 connector blocks are supplied instead of H803 blocks. With these connector blocks, 24 module slots are available, allowing the use of any module series. Electrical and mechanical characteristics are similar to those of type H916 with the exception of the connector blocks.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>H913</td>
<td>$270</td>
</tr>
<tr>
<td>H914</td>
<td>$125</td>
</tr>
<tr>
<td>H916</td>
<td>$270</td>
</tr>
<tr>
<td>H917</td>
<td>$260</td>
</tr>
</tbody>
</table>
# TABLE OF MOUNTING PANELS WITH & WITHOUT POWER SUPPLY

<table>
<thead>
<tr>
<th>ORDER NO.</th>
<th>AVAILABLE VARIATIONS</th>
<th>PRICE</th>
</tr>
</thead>
<tbody>
<tr>
<td>PANEL</td>
<td>ORDER LETTER</td>
<td>X</td>
</tr>
<tr>
<td>H911</td>
<td>J</td>
<td>*</td>
</tr>
<tr>
<td>H911</td>
<td>K</td>
<td>*</td>
</tr>
<tr>
<td>H914</td>
<td>L</td>
<td>*</td>
</tr>
<tr>
<td>H916</td>
<td>M</td>
<td></td>
</tr>
<tr>
<td>H917</td>
<td>N</td>
<td></td>
</tr>
<tr>
<td>K943</td>
<td>R</td>
<td>*</td>
</tr>
<tr>
<td>K943</td>
<td>S</td>
<td>*</td>
</tr>
<tr>
<td>1943</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(see page 215 for details)

X = NO POWER
V = POWER OPTION
     105-125 VAC OR
     210-250 VAC
     47-63 Hz

B — POWER INPUT VIA TERMINAL BLOCK. BOTH CONVENTIONAL SCREW CONNECTIONS AND TAPER TABS CAN BE USED

F — SOLDER FORKED CONNECTIONS
W — WIRE WRAP CONNECTIONS

P — PREWIRED FOR POWER

Example Order: H911KX
This describes a Type H020 casting with 8 Type H803 wire wrap connectors and ground wired to a terminal block incorporated into the end plate assembly.
The H933 is a special 16½” x 2¼” systems unit casting which contains three connector blocks of any one type. The table below shows the various types of H933 panels and the number of connector slots in each.

<table>
<thead>
<tr>
<th>PANEL</th>
<th>TYPE CONNECTORS</th>
<th>CONNECTOR SLOTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>H933-A</td>
<td>H800W</td>
<td>24-18 pin</td>
</tr>
<tr>
<td>H933-B</td>
<td>H800F</td>
<td>24-18 pin</td>
</tr>
<tr>
<td>H933-C</td>
<td>H803</td>
<td>24-36 pin</td>
</tr>
<tr>
<td>H933-D</td>
<td>H808</td>
<td>12-36 pin</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PANEL</th>
<th>PRICE</th>
</tr>
</thead>
<tbody>
<tr>
<td>H933-A</td>
<td>$37</td>
</tr>
<tr>
<td>H933-B</td>
<td>$37</td>
</tr>
<tr>
<td>H933-C</td>
<td>$54</td>
</tr>
<tr>
<td>H933-D</td>
<td>$42</td>
</tr>
</tbody>
</table>
The H920 Module Drawer provides a convenient mounting arrangement for a complete digital logic system. The H920 has space for 20 mounting blocks in addition to an H710, or H716 power supply, or 24 mounting blocks without a supply. It accepts H800, H803, and H808 mounting blocks and fits standard 19" racks. Width of the H920 is 16⅞", depth is 19" and height is 6⅞" including an H921 front panel. The H920 is equipped with a bracket for distributing power within the drawer, or to other drawers or mounting panels. Mounting arrangements are provided for the H921 front panel and H923 slide tracks.

The H921 front panel is designed for use primarily with the H920 Module Drawer. It provides mounting space for switches, indicators, etc. The H921 is pre-drilled and ready to mount on the H920. Height of the H921 is 6⅞", width is 19".

H923 chassis slides are intended for use with the H920 Module Drawer. The H923 allows the user to slide the drawer out of the rack and tilt the drawer for easy access to either the pin or module side.

---

<table>
<thead>
<tr>
<th>Product</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>H920</td>
<td>$170</td>
</tr>
<tr>
<td>H921</td>
<td>$10</td>
</tr>
<tr>
<td>H923</td>
<td>$75</td>
</tr>
</tbody>
</table>

221
The H925 Module Drawer provides mounting space for H800, H803, and H808 connector blocks to accommodate up to 144 modules. The connector blocks mount pins upward on the H925 for easy access during system checkout.

The right side of the H925 is provided with three axial flow fans (300 cfm) which are mounted internally. They provide cooling air flow across the mounted modules.

For power supply mounting in the H925 cabinet, omit 4 connector blocks thereby deleting 32 module slots, when using the H800 or H803 connector blocks. If the H808 blocks are used, 16 module slots are deleted. Mount the power supply externally if all logic mounting space is required.

For ease of mounting, the H925 is provided with two non-tilting slides, similar to Grant type SS-168-NT. Considering possible servicing, the H925 should be mounted with enough height for using bottom access.

The H925 includes top and bottom cover plates along with an attractive bezel and front subpanel. The subpanel is made of sturdy 16-guage metal for mounting front panel controls and accessories. The bezel is designed for installing a customer-supplied dress panel. The dress panel should have a thickness of $\frac{1}{8}^\text{"}$. The H925 fits all DEC 19" racks.

---

H925—$250
This rugged steel frame holds four 19" x 5 1/4" mounting panels. A quick-release pin snaps out to allow the two-piece frame to swing open for easy access to the back panel wiring and connections. The construction of this frame allows sufficient rigidity for vertical or horizontal mounting. The Black Tweed finished aluminum cover affords mechanical protection for the circuitry as well as a neatly finished appearance for your digital logic system. The cover attaches to the frame with two thumb-release, positive-grip fasteners.

The H941 AA holds up to 32 H800, H803 and H808 Connector Blocks. It provides up to 256 module slots with H800 and H803 Connector Blocks and 128 slots with the H808's. The frame is designed to accept K943, H911, H914, 1943 Module Panels and H900, H910, H913, H916, H917 panels with power supplies. These panels attach to the pre-tapped frame with 10-32 x 1/2" machine screws.

Frame Height: 23"
Frame Width: 24"
Overall Depth (Cover and Frame): 8"
Frame Mounting Hole Centers: 12 x 22 1/2"
Frame Mounting Bolt: 1/4" dia.
Weight (Cover and Frame): Approx. 25 lbs.
Cover Material: .093" Sheet Aluminum

H941 BA, H941 AA
Includes Cover and Two Piece Frame
$175.00
The 782 and 782A power supplies are ruggedly built, low cost units that fit into a standard 19-inch rack. The H701 and H701A are identical to these units, except they can be mounted on a chassis or panel in applications where space is added to an existing device. The basic supply can be mounted in various configurations and is identical to the power supplies used in models 700D and H900. The Types 782A and H701A are Power Supplies with 50 Hertz transformers. The Types 782 and 701 are 60 Hertz.

**ELECTRICAL CHARACTERISTICS**

**Input Voltage:** H701: 115 V 60 cps. H701A: 112.5, 123.5, 195, 220, 235 V, 50 cps. See "50 cps power"

**Output Voltage:** $+10\text{V}$, $-15\text{vdc}$, floating

**Output Current:** $-15\text{V}$: $\frac{1}{2}$ to 3 amp; $+10\text{V}$: 0 to 0.4 amp.

**Line and Load Regulation:** The output voltage remains between $-14.5$ and $-16.5\text{ V}$ for the $-15\text{ output}$, and within $+9.2$ and $+11.5\text{ V}$ for the $+10\text{ output}$, when load varies from minimum to maximum and line voltage varies $\pm 10\%$.

**P-P Ripple:** Less than 0.6 V for $+10\text{ output}$. Less than 0.6 V for $-15\text{ output}$; 20% more ripple on the 50-cps type.

**Line Frequency Tolerance:** $\pm 2\%$ of line frequency.

**MECHANICAL CHARACTERISTICS**

**Height:** 5-3/4"  
**Width:** 4-15/16"  
**Length:** 8"  
**Finish:** Chromicoat

**Power Connections:** Screw terminals are provided on transformer for input power connections. Output power connections are made via tab terminals which fit the AMP "Faston" receptacle series 250, part #41774 or Type 914 power jumpers. All required mounting hardware is supplied with this unit.

<table>
<thead>
<tr>
<th></th>
<th>H701</th>
<th>H701A</th>
<th>782</th>
<th>782A</th>
</tr>
</thead>
<tbody>
<tr>
<td>Price</td>
<td>$116.00</td>
<td>$136.00</td>
<td>$128.00</td>
<td>$148.00</td>
</tr>
</tbody>
</table>
DUAL POWER SUPPLY
H704, H707
15 Volts

These supplies differ only in dimensions and output current capabilities: 400 mA and 1.5 Amperes respectively for the H704 and H707. May be mounted on the bars in an H920 drawer, taking the space of two connector blocks.

MECHANICAL CHARACTERISTICS
DIMENSIONS: 3\(\frac{1}{4}\) x 3\(\frac{3}{8}\) x 5 in. height (H704)
DIMENSIONS: 4" x 5" x 5\(\frac{1}{2}\)" height (H707)
CONNECTIONS: All input-output wires must be soldered to octal socket at the base of the power supply.
OPERATING TEMPERATURE: -20 to +71°C ambient
POWER CONNECTIONS:
Input power connections are made via tab terminals which fit the AMP "Faston" receptacle series. Output power is supplied to solder lugs. All required mounting hardware is supplied with this unit. See 914 power jumpers.

Length: 8"  Height: 6"
Width: 5"  Finish: Chromicoat

ELECTRICAL CHARACTERISTICS

INPUT VOLTAGE: 105 to 125 vac; 47-420 cps.
OUTPUT VOLTAGE: floating 15V
OUTPUT VOLTAGE ADJUSTMENT: ±1 V each output
REGULATION: 0.05% line, 0.1% load for both voltages
RIPPLE: 1 mv rms max for both outputs
OVERLOAD PROTECTION: The power supply is capable of withstanding output short circuits indefinitely without being damaged.

IF REMOTE SENSING IS NOT USED, CONNECT: 5 TO 4
6 TO 7

The H704 and H707 contain two 15 Volt floating power supplies. To get ±15 Volt supply, connect pins 7 and 8 and use this point as ground. Pin 4 will now be at positive 15 Volts and pin 11 will be negative 15 Volts.

H704 — $200
H707 — $400
Checking the appearance of board contacts being gold-plated. Our 100 micro-inch plating is verified by periodic checking on a radiation gauge.
POWER SUPPLY
H716

Type H716 provides +5 Volts at 4 amperes and —15 Volts at 1.5 amperes with over voltage protection for +5 Volts. This dual voltage power supply is designed to be mounted at the right end of any mounting panel. The supply is mounted by using the four holes in the Type H020. The supply takes 2 connector blocks of Type H800, H803, or H808. This provides 48 module slots with Types H800 and H803, 24 slots with Types H800 and H803 and 24 slots when Type 808 is used.

MECHANICAL CHARACTERISTICS

Maximum Dimensions 5⅛ x 4⅛ x 12 deep

Power input via Amphenol 160-5 or equivalent connector with an Amphenol 160-5 or equivalent, in parallel.

Low voltage connections are by slip on terminals.

ELECTRICAL SPECIFICATIONS

Input: 120/240 vac ± 10%, 47-63 Hz. Normally supplied wired for 120V. For 240 Volts change transformer tap connections.

Output 1: +5V, adjustable from 4.5 to 5.5 Volts at 4 amperes maximum. Line-Load-Ripple total regulation ±3%.

Output 2: —15V ±5% at 1.5 amperes, maximum. Line-Load-Ripple total regulation ±5%.

Temp. Range: Above specifications are over a range of 0-50°C.
One K731 plus up to 3 K732 can provide from 1 to 7 amperes at $\pm 5V$. Consult K Series text for additional characteristics and hook up information.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>K731</td>
<td>$30</td>
</tr>
<tr>
<td>K732</td>
<td>$27</td>
</tr>
</tbody>
</table>
DISPLAY SUPPLY
K771

POWER SUPPLY

Shown above from the viewing side, the K771 supplies power and a convenient two-screw mounting for up to 6 K671 display tubes. Display tubes are stacked to the left, the first tube board being attached to the K771. The second tube board attaches to the first, and so on. Board mounting screws provide both mechanical mounting and electrical power connections. The two panel mounting screw locations dimensioned above have No. 6 steel threaded inserts. Several 1" holes using a standard chassis punch may be cut on 0.8" centers for viewing display tubes. To seal opening against dust, a 3" by 3-6" piece of Lucite® or Plexiglas® may be assembled between display and mounting surface. Power 120 VAC enters the supply from a terminal strip at the rear. Total depth behind mounting surface: 4".

K771 — $35
These hash-filtered, 50/60 Hz transformers supply K731 Source and K732 Slave Regulator modules. The K743 also provides an auxiliary winding for use with K580 Dry Contact Filters, K681 or K683 Lamp Drivers (requires additional bridge rectifier, and the K730 Supply and Control Module. Type 914 Power Jumpers are convenient for connecting to tab terminals on these transformers and on the K732 and K943. Both transformers have holes at the corners of the chassis plate for mounting on K980 endplates:

<table>
<thead>
<tr>
<th>PLATE DIMENSIONS</th>
<th>HOLE CENTERS</th>
<th>MATCHING K980 Ctrs.</th>
</tr>
</thead>
<tbody>
<tr>
<td>K741 3½” x 5”</td>
<td>2½” x 3½”</td>
<td>21½”</td>
</tr>
<tr>
<td>K743 5” x 5”</td>
<td>4” x 3½”</td>
<td>4”</td>
</tr>
</tbody>
</table>

The K741 is sufficiently light in weight to be mounted on one side only, as at the end of a K943 mounting panel.

K741 — $30
K743 — $45
932 BUS STRIP
Simplifies wiring of register pulse busses, power, and grounds. Same as used in K943 with H800 blocks.

933 — $0.60

933 BUS STRIP
Simplifies wiring of power, ground and signal busses on mounting panels using H803 connectors.

933 — $1

934 WIRE-WRAPPING WIRE
1000 ft. roll of 24 gauge solid wire with tough, cut-resistant insulation. (Use Teflon insulated wire instead for soldering.) For use with H800 connectors.

934 — $50
935 WIRE-WRAPPING WIRE
1000 foot roll or 30 gauge insulated solid wire for use with H803 connectors.

935 — $60

936 19 CONDUCTOR RIBBON CABLE
Use on W Series connector modules or split into 9-conductor cables for use with K580, K681, K683, etc.

936 — $0.60

939 BUS STRIP
For use with H808 connectors.

939 — $1

H810 PISTOL GRIP HAND WIRE WRAPPING TOOL
The type H810 Wire Wrapping Tool is designed for wrapping #24 or #30 solid wire on Digital-type connector pins. The H810 Kit includes the proper sleeves and bits. It is recommended that five turns of bare wire be wrapped on these pins. This tool may also be purchased from Gardner-Denver Co. (Gardner-Denver part No. 14H-1C) with No. 26263 bit and No. 18840 sleeve for wrapping #24 wire. Specify bit #504221 and sleeve #500350 for wrapping #30 wire. When ordering from Digital specify the sleeve and bit size desired for #24 and #30 wire.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>H810(24)</td>
<td>$99</td>
</tr>
<tr>
<td>30 ga. H810A</td>
<td>$99</td>
</tr>
<tr>
<td>30 and 24 ga. H810B</td>
<td>$150</td>
</tr>
</tbody>
</table>

The Type H811 Hand Wrapping tool is useful for service or repair applications. It is designed for wrapping #24 solid wire on DEC Type H800-W and H808 connector pins.

Wire wrapped connections may be removed with the Type H812 Hand Unwrapping tool.

The H811A and H12A are equivalent to the H811 and the H812 except that the A versions are designed for #30 wire. The H813 is a #24 bit; H813A, a #30 bit. The H814 is a #24 sleeve; H814A, a #30 sleeve.

None of the Wire Wrapping Tools will be accepted for credit under any circumstances.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>H811(24)</td>
<td>$21.50</td>
</tr>
<tr>
<td>H811A(30)</td>
<td>$24.50</td>
</tr>
<tr>
<td>H812(24)</td>
<td>$10.50</td>
</tr>
<tr>
<td>H812A(30)</td>
<td>$10.50</td>
</tr>
<tr>
<td>H813(24)</td>
<td>$30</td>
</tr>
<tr>
<td>H813A(30)</td>
<td>$30</td>
</tr>
<tr>
<td>H814(24)</td>
<td>$21</td>
</tr>
<tr>
<td>H814A(30)</td>
<td>$21</td>
</tr>
</tbody>
</table>
913 AND 915 PATCHCORDS
These patchcords provide slip-on connections for FLIP CHIP mounting panels and are available in color-coded lengths of 2, 3, 4, 6, 8, 12, 16, 24, 32, 48, and 64 inches. All cords are shipped in quantities of 100 in handy polystyrene boxes. Type 913 patchcords are for 24 gauge wirewrap and use AMP Terminal Type #60530-1. Type 915 patchcords are for 30 gauge wirewrap and use AMP Terminal Type #85952-3.

<table>
<thead>
<tr>
<th>PATCHCORD COLOR-CODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size</td>
</tr>
<tr>
<td>2&quot;</td>
</tr>
<tr>
<td>3&quot;</td>
</tr>
<tr>
<td>4&quot;</td>
</tr>
<tr>
<td>6&quot;</td>
</tr>
<tr>
<td>8&quot;</td>
</tr>
<tr>
<td>12&quot;</td>
</tr>
</tbody>
</table>

H820 AND H821 GRIP CLIPS FOR SLIP-ON PATCHCORDS
The type H820 and H821 GRIP CLIPS are identical to slip-on connectors used in respectively the 913 and 915 patchcords. These connectors are shipped in packages of 1000 and permit fabrication of patchcords to any desired length. H820 GRIP CLIPS will take size 24-20 awg. wire. H821 GRIP CLIPS will take size 30-24 awg. wire.
H825 HAND CRIMPING TOOL
Type H825 hand crimping tool may be used to crimp the type H820 GRIP CLIP connectors. Use of this tool insures a good electrical connection. This tool may also be obtained from AMP, Inc. as AMP part #90084.

H826 HAND CRIMPING TOOL
Type H826 hand crimping tool may be used to crimp the type H821 GRIP CLIP connectors.

914 POWER JUMPERS
For interconnections between power supplies, mounting panels, and logic lab panels, these jumpers use AMP "Faston" receptacles series 250. Specify 914-7 for interconnecting adjacent mounting panels, or 914-19 for other runs of up to 19 inches. 914-7 contains 10 jumpers per package; 914-19 contains 10 jumpers per package.
917 DAISY CHAIN

Type 917 is a continuous length of unbroken #25 AWG stranded wire. 250 gold plated and insulated terminals are crimped at predetermined intervals on each reel. In conjunction with type H803 or type H807 connector blocks and M Series modules, hand patch wiring of prototype systems is easily and quickly accomplished. All that is required is a reel of type 917 Daisy Chain and wire cutters. These dependable push on connections are also easily removeable making this wiring technique ideal in cases where wiring and unwiring for changing systems needs is required. If ever a third lead is necessary a type 915 patchcord can be used if placed on the pin before the Type 917 termination. Two contact spacings available at 2½" or 5".

917 — 2.5 — blue  
917 — 5 — white

Also available from:
Berg Electronics  
New Cumberland, Pa. 17070
Tel. (717) 938-6711

<table>
<thead>
<tr>
<th></th>
<th>Description</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>913</td>
<td>$ 18 pkg. of 100</td>
<td></td>
</tr>
<tr>
<td>914-7</td>
<td>$ 4 pkg. of 10</td>
<td></td>
</tr>
<tr>
<td>914-19</td>
<td>$ 4 pkg. of 10</td>
<td></td>
</tr>
<tr>
<td>915</td>
<td>$ 33 pkg. of 100</td>
<td></td>
</tr>
<tr>
<td>H820</td>
<td>$ 48 pkg. of 1000</td>
<td></td>
</tr>
<tr>
<td>H821</td>
<td>$ 75 pkg. of 1000</td>
<td></td>
</tr>
<tr>
<td>H825</td>
<td>$146</td>
<td></td>
</tr>
<tr>
<td>H826</td>
<td>$210</td>
<td></td>
</tr>
</tbody>
</table>
WIRE WRAPPING SERVICE

The electronics industry has long been aware of the many advantages of wire wrapping over soldering for interconnecting electronic circuits. Soldering introduces numerous human errors and presents problems of cold solder joints, flux removal and overheating sensitive components. Automatic, computer-controlled wire wrapping, however, not only eliminates the problems associated with soldering but adds many technical and economic benefits unattainable with soldering. Automatic wire wrapping provides extremely high reliability, high production rates, elimination of human error, long-life connections, simple mechanical inspection techniques, high density wiring, rework ability, reduced labor and reduced inspecting time.

Digital Equipment Corporation has developed an extensive high-production wire wrapping capability and now offers to its customers the significant cost savings of automatic wire wrapping. Digital can provide a full wire wrapping service and our “Smooth-Flo” processing insures control at each step in the process.

Digital automatically verifies the correctness of the wiring on each panel with its computer-controlled Automatic Wire Test equipment. This verification is a standard part of Digital’s wire wrapping service and is provided at no charge. The only restriction is that the size of the panel be limited to four connector blocks high by ten connector blocks wide. No price reduction is given for elimination of the verification service.

Digital needs a wire listing prepared by the customer on Digital Form DR22. Form DR22 must also be accompanied by a purchase order specifying which mounting panels are being purchased. In addition, if any special bussing is needed, a copy of the updated bussing diagram must also accompany the purchase order. It is extremely important that a complete wire listing, either punched cards or Form DR22, and complete bussing information be received with each order. Pricing of a wire wrapping order cannot be completed until the source deck has been processed and buss print received. These are needed to determine wire count and number of points to be bussed.

Special Services
The customer will receive one copy each of the Name Sort and Pin Sort lists at no charge.

Digital will perform special bussing where required. The rate for this $0.20 (including the cost of the buss strip) per point.

Delivery
The normal delivery time for wire wrapped panels is two to five weeks after receipt of the purchase order, accurate source inputs (card or wire list), and updated bussing diagram if special bussing is required.

On repeat orders for the same panels and wiring configuration, normal delivery time is often reduced to almost half that of initial processing time.

Pricing

<table>
<thead>
<tr>
<th>Specification</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>30 ga. Set-up Charge</td>
<td>$125.00</td>
</tr>
<tr>
<td>24 ga. Set-up Charge</td>
<td>$175.00</td>
</tr>
<tr>
<td>30 ga. Wire/Cost per Wire</td>
<td>.30</td>
</tr>
<tr>
<td>24 ga. Wire/Cost per Wire</td>
<td>.25</td>
</tr>
</tbody>
</table>

.20 per point for special bussing, including buss strip.

*One time charges are not discountable.
CABINETS
H950 AND H954 SERIES

The Control Products Group offers standard 19" mounting cabinet frame assemblies in two series—H950-AA (68 25/32" high x 25" deep x 63" mounting space), and the H954-AC cabinet frame assembly (49 8/16" high x 25" deep x 42 1/16" mounting space).

The above-listed cabinet frame assemblies offer complete flexibility and expandability to present and future DEC customers, single users, multiple users and original equipment manufacturers. The enclosure area in these cabinet frames is adaptable to customer-designed hardware, logic module racks, power supplies, computer systems, and peripherals.

The cabinet frame assemblies are constructed of rugged 12- and 13-gauge steel. The frame uprights have 9/32" holes drilled at standard EIA spacing (5/8.5/8.1/2) the full length of the 42" and 63" front and rear mounting panel heights.

Note: The cabinets described in the following pages, Cabinet A through H, do not include in their listed price the front cabinet mounting options.

Cabinet customers have the option of selecting the type of front cabinet hardware mounting of their choice. Consult the H950 and H954 parts list for prices and add to basic cabinet price listed.

Cabinet A (H960-A)
1—H950-AA 19" Mounting Frame (71 7/16" w/casters x 25" x 63"), includes mounting hardware
*1 pr. H952-BA Stabilizer Feet
1—H952-FA Leveler Set (4)
*1—H950-LA Logo Frame Panel
2—H952-AA End Panels
1—H950-BA Full Door Rear (Right Hanging)
1—H952-EA Caster Set (4)
1—H952-CA Fan Assembly

Cabinet A—List Price—$378.50

OPTION: Front Cabinet Mounting/Cover Panels—
H950-P (5 1/4") and/or H950-Q (10 1/2")

* H950-SA Filter (for fan) Assembly
* See Special Considerations Sections 5, 8 and 13.

Cabinet B (H960-B)
1—H950-AA 19" Mounting Frame (71 7/16" w/casters x 25" x 63") includes mounting hardware
1—7406782 Kickplate (Lower Cab Trim)
*1 pr. H952-BA Stabilizer Feet
1—H952-CA Fan Assembly
1—H952-EA Caster Set (4)
1—H952-FA Leveler Set (4)

242
1—H950-LA Logo Frame Panel
2—H952-AA End Panels
1—H950-DA Mounting Panel Rear Door (Right Hanging)
1—H950-FA Mounting Panel Door Skin

Cabinet B—List Price—$392.50

OPTION: Cabinet Front Mounting/Cover Panels—
H950-Q (10 1/2") and/or H950-P (5 1/4”)

* H950-SA Filter (for fan assembly)
* See Special Considerations, Sections 5, 8, and 13.

Cabinet C
1—H950-AA 19” Mounting Frame (71 7/16” w/casters x 25” x 63”) includes mounting hardware
1—7406793 Kickplate (Lower Cab Trim)
1—H950-LA Logo Frame Panel
1—H952-CA Fan Assembly
1—H952-EA Caster Set (4)
1—H952-FA Leveler Set (4)
2—H952-AA End Panels
1—H950-DA Mounting Panel Door (Right Hanging)
1—H950-BA Full Door Rear (Right Hanging)

Cabinet C—List Price—$397.00

OPTION: Front Cabinet Mounting/Cover Panels—
H950-P (5 1/4”) and/or H950-Q (10 1/2”)
Short Doors—See H950 Cabinet Parts List—
H950-HA—HK—short door selection.

* H950-SA Filter (for fan assembly)
* See Special Considerations, Sections 5, 8, and 13.

Cabinet D
1—H950-AA 19” Mounting Frame (71 7/16” w/casters x 25” x 63”) includes cover filter and mounting hardware
1—7406793 Kickplate (Lower Cab Trim)
1—H952-CA Fan Assembly
1—H950-LA Logo Frame Panel
1—H952-EA Caster Set (4)
1—H952-FA Leveler Set (4)
2—H952-AA End Panels
1—H950-BA Full Door Rear (Right Hanging)

Cabinet D—List Price—$358.00

OPTION: Front Cabinet Mounting—Cover Panels—
H950-P (5 1/4”) and/or H950-Q (10 1/2”)
Short Doors—See H950 Parts List—
H950-HA—HK—Short Door Selection.

* H950-SA Filter (for fan assembly)
* See Special Considerations, Sections 5, 8, and 13.
Cabinet E,
Same as Cabinet D, except:
1—H950-DA Mounting Panel Door Rear (Right Hanging) and
1—H950-FA Mounting Panel Door Skin,
are substituted for:
1—H950-BA Full Door Rear (Right Hanging)

Cabinet E—List Price—$372.00

OPTIONS: Front Cabinet Mounting—
Same as listed for Cabinet D

Cabinet F (H961-A)
Add-on—Designed for combining two or more cabinets, in the H950 Series.
No end panels are required (H952-AA).
1—H950-AA 19” Mounting Frame (71 7/16” w/casters x 25” x 63”), includes mounting hardware
1—74-6793 Kickplate (Lower Cab Trim).
1—H950-FA Mounting Panel Door Skin
1—H950-EA Mounting Panel Door Plenum (Left Hanging)
1—H952-CA Fan Assembly
1—H952-EA Caster Set (4)
1—H952-FA Leveler Set (4)
*1—H950-LA Logo Frame Panel
1—H952-GA Filler Strip (Front and Rear)

Cabinet F—List Price—$316.00

OPTIONS: Front Cabinet Mounting
Same as used for Cabinet D.

* See Special Considerations Section 13, 2

Cabinet G—Short Cabinet Series
1—H954-AC 19” Mounting Frame (51 12/16” w/casters x 25” x 42 1/16”)
includes mounting hardware
1—H954-BA Full Door—Rear Mounting (Right Hanging)
1—H954-CA Fan Assembly
1—H950-LB Logo Frame Panel
1—H952-EA Caster Set (4)
1—H954-SA Filter (for fan assembly)
1—H952-FA Leveler Set (4)
1—H954-UA Cabinet Cover
2—H952-AM End Panels
*1 pr. H952-BA Stabilizer Feet
1—74506782 Kickplate (for use with H952-BA)

Cabinet G—List Price—$450.00

OPTION: Front Cabinet Mounting/Cover Panels
H950-P (5 1/4”) and/or H950-Q (10 1/2”)

* See Special Considerations, Section 5
Cabinet H
1—H954-AC 19" Mounting Frame (51 12/16" w/casters x 25" x 42 1/16")
   includes mounting hardware
1—7406793 Kickplate (Lower Cab Trim)
1—H954-BA Full Door Rear (Right Hanging)
1—H954-CA Fan Assembly
1—H950-LB Logo Frame Panel
1—H952-EA Caster Set (4)
1—H954-SA Filter (for fan assembly)
1—H952-FA Leveler Set (4)
1—H954-UA Cabinet Cover
2—H952-AM End Panels

Cabinet H—List Price—$427.00

OPTION: Front Cabinet Mounting/Cover Panels
H950-P (5 1/4") and/or H950-Q (10 1/2")
Short Doors from H950-HA (21") through H950-HF (42") only.

Cabinet Specials
Non standard cabinet configurations are made to order by using the two basic
cabinet frame assemblies—H950-AA (68 25/32" x 25" x 63") and H954-AC
(49 8/16" x 25" x 42 1/16").

It is recommended that all cabinet specials have the following basic parts:
1. H950 Series Cabinet
   A—H950-AA Frame (71 7/16" height w/casters x 25" x 63")
   B—H952-EA Caster Set (4)
   C—H952-FA Leveler Set (4)
2. H954 Series Cabinet
   A—H954-AC Frame (51 12/16" height w/casters x 25" x 63")
   B—H952-EA Caster Set (4)
   C—H952-FA Leveler Set (4)
   D—H954-UA Cabinet Cover

Consult H950 and H954 Cabinet Parts List to complete special cabinet con-
figuration. Cabinets are shipped assembled.

Special Considerations
Before ordering a cabinet, the following should be considered:

1. If logo frame H950-LA or H950-LB is used, short doors and/or cover
   panels H950-P (5 1/4")—H950-Q (10 1/2") can be used for cabinet
   front mounting.
2. When ordering a cabinet to add to an existing system with a H950-AA
   frame assembly, or in joining two or more cabinets front and rear, filler
   strip H952-GA is used. (See Cabinet F.)
3. If power supplies with meters or switches are mounted to the rear
   mounting panel, (plenum) door H950-DA (RH) or H950-EA (LH), a full
   door H950-DA (RH) or H950-LA (LH) is needed. (See Cabinet C.)
4. The mounting panel door skin H950-FA bolts to the plenum door H950-
   DA (RH) or H950-EA (LH) and is used in place of a full door when
   hardware mounted to the plenum door (mounting panel door) does not
   require servicing. (See Cabinet B, E, and F.)

245
5. When using stabilizer feet H952-BA, the kickplate #7406782 (lower cab trim) is used. Special short doors can be used for cabinet front mounting. (See Cabinet A, B, and G.) For list of special short doors H950-JA through H950-JE for mounting with stabilizer feet, see H950 and H954 Parts List.

6. When using fan assembly, indicate direction of airflow (up or down).
7. When using short doors, make certain that the equipment for cabinet installation will not interfere with door height.
8. The filter H950-SA for use with H952-CA fan assembly should be ordered only for fans that are to be used for airflow intake.
9. Fan assembly specifications for H952-CA and H954-CA are 300 CFM.
    H950-AA—Cabinet frame height w/casters—71 7/16".
    H954-AC—Cabinet frame height w/casters—51 12/16".
11. Short doors H950-HA (21") through H950-HK (63") series—Dimensions of the doors listed in Parts List only cover mounting panel height; e.g., the H950-AA cabinet frame has 63" mounting panel height. Using a H950-HA (21") short door would leave 42" of mounting panel space.
12. Doors for rear mounting are listed as right hanging in Cabinets A, B, C, D, E. Left hanging doors may be substituted by changing suffix letters as listed in Parts List.
    Key: (RH)—Right Hanging
    (LH) Left Hanging
13. The H950-LA Logo Frame Panel is an aluminum extrusion that can be supplied with a blank adhesive inlay strip in assorted color combinations. “When the inlay strip is ordered as part of a cabinet, there is no charge for the inlay. Inlay strips ordered separately are priced at $15.00 each.” The adhesive inlay strip designed for PDP-8/E, PDP-11 require the H950-LB Logo Frame.
    1. Adhesive inlay color strip available for use with H950-LA frame panel
       a. Brown/Yellow
       b. Navy Blue/Bright Copen Blue
       c. Bright Chartreuse/Lime Peel
    2. Adhesive inlay color strips available for use with H950-LB panel.
       a. Terra Cotta/Amber
       b. Magenta/Bright Rose

Ordering
Before ordering hardware for existing cabinets, make certain that they are compatible with the H950-AA cabinet frame assembly (overall height, 71 7/16" from floor, including casters); the H954-CA cabinet frame assembly (overall height, 51 12/16" including casters and cabinet cover). Module Marketing Services of Digital Equipment Corporation will assume responsibility only for parts ordered from the H950 and H954 Cabinet Parts List.

Assembly
Cabinet selections A through H, including cabinet specials, are shipped assembled.

Shipping
All shipments are FOB Maynard, Massachusetts. Specifications are subject to change without notice. Special packaging has been designed to ensure safe shipping.
Color
Basic color of cabinet hardware is black. Gray is used for end panels and the inlay of the cover panels.

Customized painting will be accepted with a minimum lot release of 10 cabinets at an extra charge of $10 per cabinet painted. The customer must supply a color chip for color desired. DEC will not inventory custom painted cabinets without special consideration.

Order should be sent to Module Marketing Services. No cabinet hardware will be accepted for credit or exchange without the prior written approval of DEC, and without the proper return authorization number (RA#). **No cabinet returns are accepted on special paint orders.**

Prices do not include state or local taxes. Prices, discounts, and specifications are subject to change without notice.

Cabinet Discount Schedule
The following discount schedule is for cabinet purchases only. The discount is computed from the total list price of cabinet parts purchased. On blanket purchase orders, minimum releases of ten units (cabinets) or balance is required.

<table>
<thead>
<tr>
<th>Sale in Dollars</th>
<th>Discount</th>
</tr>
</thead>
<tbody>
<tr>
<td>$ 500 - $ 999</td>
<td>8%</td>
</tr>
<tr>
<td>1000 - 1499</td>
<td>12%</td>
</tr>
<tr>
<td>1500 - 2499</td>
<td>20%</td>
</tr>
<tr>
<td>2500 - 4999</td>
<td>25%</td>
</tr>
<tr>
<td>5000 - 7499</td>
<td>26%</td>
</tr>
<tr>
<td>7500 - 9999</td>
<td>28%</td>
</tr>
<tr>
<td>$10,000 - And up</td>
<td>30%</td>
</tr>
<tr>
<td>Catalog No.</td>
<td>Description</td>
</tr>
<tr>
<td>------------</td>
<td>------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>H950-AA</td>
<td>Frame, 19&quot; wide, 69&quot; hi, 25&quot; deep, 63&quot; mounting panel, includes mounting hardware.</td>
</tr>
<tr>
<td>H950-BA</td>
<td>Full Door (RH), front and rear door mounting</td>
</tr>
<tr>
<td>H950-CA</td>
<td>Full Door (LH), front and rear door mounting</td>
</tr>
<tr>
<td>H950-DA</td>
<td>Mounting Panel (Plenum) Door, (RH) rear mounting</td>
</tr>
<tr>
<td>H950-EA</td>
<td>Mounting Panel (Plenum) Door, (LH) rear mounting</td>
</tr>
<tr>
<td>H950-FA</td>
<td>Mounting Panel Door Skin</td>
</tr>
<tr>
<td>H950-HA</td>
<td>Short Door (covers 21&quot; mounting)</td>
</tr>
<tr>
<td>H950-HB</td>
<td>Short Door (covers 22 3/4&quot; mounting)</td>
</tr>
<tr>
<td>H950-HC</td>
<td>Short Door (covers 26 1/4&quot; mounting)</td>
</tr>
<tr>
<td>H950-HD</td>
<td>Short Door (covers 31 1/2&quot; mounting)</td>
</tr>
<tr>
<td>H950-HE</td>
<td>Short Door (covers 36 3/4&quot; mounting)</td>
</tr>
<tr>
<td>H950-HF</td>
<td>Short Door (covers 42&quot; mounting)</td>
</tr>
<tr>
<td>H950-HG</td>
<td>Short Door (covers 47 1/4&quot; mounting)</td>
</tr>
<tr>
<td>H950-HH</td>
<td>Short Door (covers 52 1/2&quot; mounting)</td>
</tr>
<tr>
<td>H950-HJ</td>
<td>Short Door (covers 57 3/4&quot; mounting)</td>
</tr>
<tr>
<td>H950-HK</td>
<td>Short Door (covers 63&quot; mounting)</td>
</tr>
<tr>
<td>H950-JA</td>
<td>Special Short Door (17 1/2&quot; mounting)</td>
</tr>
<tr>
<td>H950-JB</td>
<td>Special Short Door (22 3/4&quot; mounting)</td>
</tr>
<tr>
<td>H950-JC</td>
<td>Special Short Door (28&quot; mounting)</td>
</tr>
<tr>
<td>H950-JE</td>
<td>Special Short Door (62 3/4&quot; mounting)</td>
</tr>
<tr>
<td>H950-G</td>
<td>Table Top Assembly (19&quot; wide, 21 7/32&quot; x 1 3/4&quot;)</td>
</tr>
<tr>
<td>H950-LA</td>
<td>Frame Panel Aluminum</td>
</tr>
<tr>
<td>H950-LB</td>
<td>Frame Panel Plastic</td>
</tr>
<tr>
<td>H950-P</td>
<td>5 1/4&quot; Bezel Cover Panel</td>
</tr>
<tr>
<td>H950-Q</td>
<td>10 1/2&quot; Bezel Cover Panel</td>
</tr>
<tr>
<td>H950-SA</td>
<td>Filter (for Fan Assembly)</td>
</tr>
<tr>
<td>*H952-AA</td>
<td>End Panel (require 2 per cabinet)</td>
</tr>
<tr>
<td>H952-BA</td>
<td>Stabilizer Feet (pair)</td>
</tr>
<tr>
<td>H952-CA</td>
<td>Fan Assembly (specify airflow), top mounted</td>
</tr>
<tr>
<td>H952-EA</td>
<td>Caster Set (4)</td>
</tr>
<tr>
<td>H952-FA</td>
<td>Leveler Set (4)</td>
</tr>
<tr>
<td>H952-GA</td>
<td>Filler Strip (front and rear), joining two cabinets</td>
</tr>
<tr>
<td>7406782</td>
<td>Kickplate (use with H952-BA)</td>
</tr>
<tr>
<td>7406793</td>
<td>Kickplate (Lower Cab Trim)</td>
</tr>
</tbody>
</table>

* Color of end panel is gray. Consult color section for customized painting.
PART DESIGNATIONS
H950 SERIES CABINET

1. Frame
2. Full Door
3. Mounting Panel (Plenum) Door
4. Short Door
5. Table Top Assembly (19” wide, 21\(\frac{3}{4}\)” x 1\(\frac{3}{4}\))”
6. Frame Panel
7. 5\(\frac{1}{4}\)” Bezel Cover Panel
8. 10\(\frac{1}{2}\)” Bezel Cover Panel
9. End Panel (require 2 per cabinet)
10. Stabilizer Feet (pair)
11. Fan Assembly (specific airflow), top mounted
12. Caster Set
13. Leveler Set
14. Filler Strip (front & rear), joining two cabinets
15. Slides
16. Kickplate
*MOUNTING HOLES 18-5/16"
CENTER TO CENTER ALL SIDES
Front view of H950 frame.

Rear view of H950 frame.
## PARTS AND PRICE LIST

### H954 — SERIES CABINET

<table>
<thead>
<tr>
<th>Catalog No.</th>
<th>Description</th>
<th>List Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>H954-AC</td>
<td>Frame, 19” wide, 49 8/16” high, 25” deep, 42” mounting panel, includes mounting hardware</td>
<td>$127.00</td>
</tr>
<tr>
<td>H954-BA</td>
<td>Full Door, rear mounting (RH)</td>
<td>65.00</td>
</tr>
<tr>
<td>H954-CA</td>
<td>Fan Assembly (bottom mounted)</td>
<td>73.00</td>
</tr>
<tr>
<td>H954-SA</td>
<td>Filter (use with H954-CA)</td>
<td>3.50</td>
</tr>
<tr>
<td>H954-UA</td>
<td>Cabinet Cover</td>
<td>47.00</td>
</tr>
<tr>
<td>*H952-AM</td>
<td>End Panel (require 2 per cabinet)</td>
<td>45.00</td>
</tr>
<tr>
<td>H950-LB</td>
<td>Logo Frame Panel</td>
<td>7.00</td>
</tr>
<tr>
<td>H952-BA</td>
<td>Stabilizer Feet (pair)</td>
<td>23.00</td>
</tr>
<tr>
<td>H952-EA</td>
<td>Caster Set (4)</td>
<td>7.00</td>
</tr>
<tr>
<td>H952-FA</td>
<td>Leveler Set (4)</td>
<td>2.00</td>
</tr>
<tr>
<td>H950-HA</td>
<td>Short Door (covers 21” mounting)</td>
<td>48.00</td>
</tr>
<tr>
<td>H950-HB</td>
<td>Short Door (covers 22 3/4” mounting)</td>
<td>48.00</td>
</tr>
<tr>
<td>H950-HC</td>
<td>Short Door (covers 26 1/4” mounting)</td>
<td>48.00</td>
</tr>
<tr>
<td>H950-HD</td>
<td>Short Door (covers 31 1/2” mounting)</td>
<td>48.00</td>
</tr>
<tr>
<td>H950-HE</td>
<td>Short Door (covers 36 3/4” mounting)</td>
<td>48.00</td>
</tr>
<tr>
<td>H950-HF</td>
<td>Short Door (covers 42” mounting)</td>
<td>48.00</td>
</tr>
<tr>
<td>H950-JA</td>
<td>Special Short Door (covers 17 1/2” mounting)</td>
<td>60.00</td>
</tr>
<tr>
<td>H950-JB</td>
<td>Special Short Door (covers 22 3/4” mounting)</td>
<td>60.00</td>
</tr>
<tr>
<td>H950-P</td>
<td>5 1/4” Bezel Cover Panel</td>
<td>7.00</td>
</tr>
<tr>
<td>H950-Q</td>
<td>10 1/2” Bezel Cover Panel</td>
<td>11.00</td>
</tr>
<tr>
<td>7406782</td>
<td>Kickplate (use with H952-BA)</td>
<td>5.00</td>
</tr>
<tr>
<td>7406793</td>
<td>Kickplate (Lower Cab Trim)</td>
<td>8.00</td>
</tr>
</tbody>
</table>

Prices and discounts shown are subject to change without notice.
* Color of end panel is gray. Consult color section for customized painting.
PART DESIGNATIONS

H954 SERIES CABINET

1. Frame
2. Full Door
3. Fan Assembly
4. Cabinet Cover
5. End Panel
6. Logo Frame Panel
7. Stabilizer Feet
8. Caster Set
9. Leveler Set
10. Short Door
11. 5½" Bezel Cover Panel
12. 10½" Bezel Cover Panel
13. Kickplate
14. Slides
* EFFECTIVE MOUNTING SPACE IS 37-1/16" DUE TO 5" CLEARANCE NEEDED FOR FAN ASSEMBLY

** MOUNTING HOLES 18-5/16" CENTER TO CENTER ALL SIDES
Cabinets for DEC systems are manufactured in this portion of DEC's recently opened Westfield, Massachusetts production facility.
After all the components have been attached to the board, the module is degreased to remove contaminants in preparation for flow soldering.
The A123 Multiplexer provides 4 gated analog switches that are controlled by logic levels of 0V and +3V. The module is equivalent to a single-pole, 4-position switch, since one output terminal of each MOS FET switch is tied together. If all three digital inputs of a circuit are at +3V (or not connected) the two output terminals are connected together. If any digital input is at 0V, the switch terminals are disconnected. Two switches should not be on at the same time. The analog switch can handle signals between +10V and −10V, with currents up to 1 mA.

The positive power supply must be between +5V and +15V, and at least equal to or greater than the most positive excursion of the analog signal. The negative power supply must be between −5 and −20V, and at least 10 Volts more negative than the most negative excursion of the analog signal. The voltage difference between the two supplies must not be more than 30V.
### SPECIFICATIONS

**Digital Inputs**
- Logic ONE:  $+2.4\text{v to }+5.0\text{V}$
- Logic ZERO: $0.0\text{v to }+0.8\text{V}$
- Input loading: $0.5\text{mA at 0 Volts}$

**Analogue Signal**
- Voltage range: $+10\text{v to }-10\text{v}$
- Current (max.): $1\text{ mA}$

**Output Switch**
- On resistance, max.: $1000\text{ ohms}$
- On offset: $0\text{ Volts}$
- Off leakage, capacitance: $10\text{ nA, 10 pF}$
- Turn on delay, max.: $0.2\text{ μsec}$
- Turn off delay, max.: $0.5\text{ μsec}$

**Power**
- $+5\text{v (pin A): }45\text{ mA}$
- $+10\text{V (pin D): }18\text{ mA}$
- $-20\text{V (pin E): }50\text{ mA}$

**Size:** Standard, single height, single width FLIP CHIP module.
The A160 is a high impedance multiplexer expander consisting of 8 independent FET channels.

This unit may be used with any of the DEC high impedance multiplexers to perform single or double level multiplexing. It also may be used to expand the channel capabilities of the A162, A163, and A164, Multiplexer.

The A160 is DTL and TTL compatible and may be used with DEC's standard K and M Series logic modules. Each channel has its own channel selector driver and may be controlled from an external source such as a shift register, clock, or gating function.

A160—$250
Advanced shielding techniques and optimized circuit layout have been employed in the A160, ensuring stable operation under normal ambient electrostatic and electromagnetic conditions, as well as allowing minimal crosstalk between channels.

**SPECIFICATIONS**

Analog Inputs: 8 single ended
Input Voltage Range: ±10V. Maximum full scale
Expander Node: Common point of 8 channels brought out to a common pin for input to external buffer amplifier
Feedback Input: Feedback control point of multiplexer switches connected to output of buffer amplifier
Input Leakage: 0.5 nano Ampere max., per channel
Input Feedthrough Capacity: 4 pF per channel
OFF Channel Capacity: 7 pF per channel, shunt capacity at common node
ON Resistance of Channel (Without Buffer): 1000 ohms
Max. Input Voltage: ±15V.
Switching plus Settling Time: 5 μsec., max., to settle to within .01% of full value for full scale excursion with zero source impedance
Output Range: Same as input (±10 VFS)
Transfer Accuracy: ±0.01% of full scale at 25° C.
Selector Input (Direct into Multiplexer): One TTL Load
ON Level: Logic Zero (0 Volts)
OFF Level: Logic One (+3 Volts)

Power: ±15 Volts at 25 mA.
-15 Volts at 25 mA.

Size: Standard, double height, double width FLIP CHIP module.
The A161 is a high impedance multiplexer consisting of 8 independent FET switched channels and a noninverting unity gain follower amplifier, designed for application where accuracy, high speed, and high input independance are prime requirements.

This unit is DTL and TTL compatible and may be used with DEC K and M Series logic modules. It will also provide excellent performance with systems employing sample and holds, high speed multiplexing, A/D converters, as well as single and double level multiplexing.

Provided on the A161 are eight channel select lines, which may be controlled from an external source such as a shift register, clock, or gating function.

A161—$375
The A161 has been engineered and factory adjusted to provide rated performance. It also employs advanced shielding techniques and optimized circuit layout, ensuring stable operation under normal ambient electrostatic and electromagnetic conditions, as well as allowing minimal crosstalk between channels.

The A161 has the capability of output channel expansion simply by typing in the A160 or A162 Multiplexer Expanders.

**SPECIFICATIONS**

**Analog inputs:** 8 single ended

**Input voltage range:** ±10 V. Maximum full scale

**Expander node:** Common point of 8 channels brought out to pin as well as to input of buffer amplifier.

**Input leakage:** 0.5 nano Ampere, max., per channel

**Input feedthrough capacity:** 4 pF per channel

**OFF channel capacity:** 7 pF per channel, shunt capacity at common node

**Series ON resistance of channel:** 1000 ohms

**Shunt ON Resistance to ground:** $10^8$ ohms min.

**Switching plus settling time:** 5 µsec., max., to settle to within .01% of final value for full scale excursion with zero source impedance

**Fault protection:** Current limiting to 10 mA. provided

**Max. Input Voltage (Without Damage):** ±15 V.

**Output Range:** Same as input (±10 VFS)

**Output Current:** ±20 mA, maximum

**Output Protection:** Short circuit protection, indefinitely to ground

**Amplifier Offset:** Adjustable to zero

**Transfer Accuracy:** ±0.01% of full scale at 25° C.

**Temp. Coefficient:** 30 µV/° C.

**Selection Inputs (Direct into Multiplexer):** One TTL Load

**ON Level:** Logic Zero

**OFF Level:** Logic One

**Power Requirements:** ±15 v. at 35 mA.

**Size:** Standard, double height, double width FLIP CHIP module.
The A162 is a high impedance multiplexer with decoder consisting of 8 independent FET switched channels. Included on this module is a gated binary to octal decoder for selecting any of the eight high speed channels.

The A162 may be used as a stand-alone multiplexer or with any of the high impedance multiplexers to perform single or double level multiplexing. It also may be used as an expander to increase the channel capabilities of the A163 or A164, Multiplexers.

This unit has been engineered and factory adjusted to provide rated performance, and is fully compatible with DTL and TTL systems.

A162—$270
The A162 employs advanced shielding techniques and optimized circuit layout, ensuring stable operation under normal ambient electrostatic and electromagnetic conditions, as well as allowing minimal crosstalk between channels.

**SPECIFICATIONS**

**Analog Inputs:**

Input Voltage Range: 8 Single Ended
±10 V. Maximum full scale

Expander Node: Common point of 8 channels brought out to a common pin for connection to the input of the external buffer amp.

Feedback Input: Feedback control point of multiplexer switches connected to output of buffer amplifier.

Input Leakage: 0.5 nano Ampere, max., per channel

Input Feedthrough Capacity: 4 pF per channel

OFF Channel Capacity: 7 pF per channel, shunt capacity at common node

ON Resistance of Channel (Without Buffer): 1000 ohms

Switching Plus Settling Time: 5 μsec., max., to settle to within .01% of final value for full scale excursion with zero source impedance

**Decoder**

Decoder: One of 8 lines, decoded, binary

Decoder Outputs:
Select: Logic zero
De-select: Logic one

Decoder Inputs—
A0 IN to A2 IN:

Decoder Gate Input:

Fault Protection:
Max. Input Voltage (Without DaDmage):

Output Range:

Power Requirements:

Address Lines
One TTL Load
High = One

Logic zero enables decoder out

Current limiting to 10 mA, provided
±15 V.

Same as input (±10 VFS)

±15 V. at 35 mA.
+5 V. at 30 mA. (with decoder option)
The A163 is a high impedance multiplexer consisting of 8 FET switched channels, a noninverting unity gain follower amplifier, and an 8 bit binary to octal decoder for channel selecting.

This unit was designed for application where accuracy, speed, and high input impedance are important factors. It also may be used in systems which employ sample and holds, D/A converters, and high speed multiplexing.

Provided on the A163 is an expansion node, which when used in conjunction with either of the high impedance multiplexer expanders (A160, A162) will provide additional input channels.

The A163 is fully compatible with DTL and TTL logic levels and may be used with DEC's standard K and M Series digital logic modules.

This module has been engineered and factory adjusted to provide proper operation over the specified range.

Optimized circuit layout has been employed in the packaging of the A163 ensuring minimal crosstalk between channels. Advanced shielding techniques

A163—$395
of the switching circuitry have been used to allow proper operation under normal ambient electrostatic and electromagnetic conditions.

**SPECIFICATION**

No. of Inputs: 8 Single Ended
Input Voltage Range: ±10 V. maximum full scale
Expander Node: Common point of 8 channels brought out to pin as well as to input of buffer amplifier
Input Leakage: 0.5 nano Ampere, max., per channel
Input Feedthrough Capacity: 4 pF per channel
OFF Channel Capacity: 7 pF per channel, shunt capacity at common node
ON Resistance of Channel (Without Buffer): 1000 ohms
Switching Plus Settling Time: 5 μsec, max. to settle to within .01% of final value for full scale excursion with zero source impedance
Fault Protection: Current limiting to 10 mA provided
Max. Input Voltage (Without Damage): ±15 V.
Output Range: Same as Input (±10 VFS)
Output Current: ±20 mA, max.
Output Protection: Short circuit protection, indefinitely to ground
Amplifier Offset: Adjustable to zero
Transfer Accuracy: ±0.01% of full scale at 25° C.
Temp. Coefficient: 30 μV/° C.

**Decoder**

Decoder: One of 8 lines, decoded, binary
Decoder Outputs: Select: Logic zero
Decoder Inputs— De-select: Logic one
A0 IN to A2 IN: Address Lines One TTL Load
Decoder Gate Input: Logic zero enables decoder out
Power Requirements: ±15 V. at 35 mA.
±5 V. at 30 mA (with decoder option)
Size: Standard, double height, double width FLIP CHIP module.
The A164 is an 8 channel constant impedance multiplexer expander utilizing eight FETS to switch the input signal through eight precision resistors either to ground (OFF) or to a virtual ground null point of an operational amplifier (ON).

This unit is used primarily with the A165, A166, and the A167 as a means of providing additional input channels. It may also be used to do high voltage multiplexing and input scaling.
The A164 does not contain an output amplifier; therefore, to ensure proper operation, the output must be terminated into a buffer amplifier whose gain is equal to minus one. The A164 or the A165 may be used to accomplish this if the A164 is being used as an expander to either of these modules. If used as a stand alone module, the A260 dual amplifier card may be used as a buffer amplifier.

Provided on the A164 are eight channel select lines. These lines are brought to pin connections and may be controlled from an external source such as a shift register, clock, or gating functions.

**SPECIFICATIONS**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Inputs:</td>
<td>8</td>
</tr>
<tr>
<td>Input Impedance:</td>
<td>10,000 ohms</td>
</tr>
<tr>
<td>Input Range:</td>
<td>±10 Volts</td>
</tr>
<tr>
<td>Switching Plus Settling Time:</td>
<td>5 µsec to .01%</td>
</tr>
<tr>
<td>Expander Node:</td>
<td>Summing point brought to pin to allow expansion of number of channels.</td>
</tr>
<tr>
<td>Switch Leakage:</td>
<td>0.5 nano Amp per “OFF” channel</td>
</tr>
<tr>
<td>Feedthrough (all channels OFF &amp; 20 Vp-p at inputs):</td>
<td>-86db at 1 kHz (Ratio = 20,000: 1)</td>
</tr>
<tr>
<td>Select Lines (1 TTL Load)—</td>
<td></td>
</tr>
<tr>
<td>“ON”</td>
<td>Logic Zero</td>
</tr>
<tr>
<td>“OFF”</td>
<td>Logic One</td>
</tr>
<tr>
<td>Power Requirements:</td>
<td>±15 v. at 40 mA.</td>
</tr>
<tr>
<td>Size: Standard, double height, double width FLIP CHIP module.</td>
<td></td>
</tr>
</tbody>
</table>
The A165 is a constant impedance multiplexer consisting of eight independent channels which utilize FETS to switch the input signal through precision resistors into either a ground (OFF) or a virtual ground of an operational amplifier (on).

Included on this module is the operational amplifier, which has been factory adjusted to yield a gain of minus one. Also included on the A165 are eight channel select lines which may be controlled from an external source, such as a shift register, clock, or gating functions.
The A165 is DTL and TTL compatible and may be used with DEC's standard "K" and "M" Series modules to perform control functions.

The A165 may also be used in the multiplexing of high voltage or input scaling. It also may be used in conjunction with other constant impedance multiplexers.

DEC's constant impedance multiplexers have been engineered and packaged using optimized circuit layouts to ensure minimal crosstalk between channels. Advanced shielding techniques allow stable operation under normal ambient electrostatic and electromagnetic conditions.

**SPECIFICATIONS**

- **Number of Inputs:** 8
- **Input Impedance:** 10,000 ohms
- **Input Range:** ±10 Volts
- **Output Range:** ±10 Volts, inverted with respect to input.
- **Output Drive:** 20 mA.
- **Switching Plus Settling Time:** 5 μsec to .01%
- **Expander Node:** Summing point brought to pin to allow expansion of number of channels.
- **Switch Leakage:** 0.5 nano Amp per "OFF" channel
- **Transfer Ratio:** Minus one for 10V range
- **Transfer Accuracy:** ±0.015% of full scale
- **Temp. Coefficient of Offset:** 50 μV/degrees C.
- **Temp. Coefficient of Gain:** 7 PPM/degrees C.
- **Feedthrough (all channels OFF & 20 Vp-p at inputs):** —86 dB at 1 kHz (Ratio 20,000 :: 1)
- **Select Lines (1 TTL Load)—**
  - "ON": Logic Zero
  - "OFF": Logic One
- **Power Requirements:** ±15 v. at 40 mA.
- **Size:** Standard, double height, double width FLIP CHIP module.
The A166 is a constant impedance eight channel multiplexer with decoder. This unit can be used for multiplexing high voltage signals, single level or double level multiplexing, input scaling, or as a means to expand the channel capabilities of either the A165 or A167 DEC multiplexer.

Contained on the A166 as a binary to octal decoder which can be used to select either randomly or in sequence any of the eight analog input channels.

If the A166 is to be used as a stand alone multiplexer, its output must terminate into the null point of a buffer amplifier whose feedback resistor is 10,000 ohms.
**SPECIFICATIONS**

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Inputs:</td>
<td>8</td>
</tr>
<tr>
<td>Input Impedance:</td>
<td>10,000 ohms</td>
</tr>
<tr>
<td>Input Range:</td>
<td>±10 Volts</td>
</tr>
<tr>
<td>Switching Plus Settling Time</td>
<td>5 μsec to .01%</td>
</tr>
<tr>
<td>with output amp</td>
<td></td>
</tr>
<tr>
<td>Expander Node:</td>
<td>Summing point brought to pin to allow expansion of number of channels.</td>
</tr>
<tr>
<td>Switch Leakage:</td>
<td>0.5 nano Amp per “OFF” channel</td>
</tr>
<tr>
<td>Transfer Accuracy:</td>
<td>±0.015% of full scale</td>
</tr>
<tr>
<td>Feedthrough (all channels OFF &amp;</td>
<td>−86dB at 1 kHz (Ratio 20,000: 1)</td>
</tr>
<tr>
<td>20 Vp-p at inputs):</td>
<td></td>
</tr>
<tr>
<td>Decoder</td>
<td>One of 8 lines decoded, binary</td>
</tr>
<tr>
<td>Decoder Outputs:</td>
<td>9 TTL Loads</td>
</tr>
<tr>
<td>Select Lines (1 TTL Load)—</td>
<td>Select = Logic Zero</td>
</tr>
<tr>
<td>“ON”:</td>
<td>Deselect = Logic One</td>
</tr>
<tr>
<td>“OFF”:</td>
<td></td>
</tr>
<tr>
<td>Decoder Inputs—</td>
<td>Address Lines—3 bit binary code</td>
</tr>
<tr>
<td>A0 IN to A2 IN:</td>
<td>One TTL Load</td>
</tr>
<tr>
<td></td>
<td>Positive Voltage = Logic One</td>
</tr>
<tr>
<td>Decoder Gate:</td>
<td>One TTL Load</td>
</tr>
<tr>
<td></td>
<td>Logic One yields disable</td>
</tr>
<tr>
<td></td>
<td>Logic Zero yields enable</td>
</tr>
<tr>
<td>Power Requirements:</td>
<td>±15V. at 40 mA.</td>
</tr>
<tr>
<td></td>
<td>±5 V. at 30 mA. (with decoder option)</td>
</tr>
<tr>
<td>Size: Standard, double height,</td>
<td></td>
</tr>
<tr>
<td>double width FLIP CHIP module.</td>
<td></td>
</tr>
</tbody>
</table>
The A167 is an eight channel constant impedance multiplexer with output amplifier and decoder. The operation of the A167 is performed in the same manner as any of the other DEC constant impedance multiplexers, where the input signal is switched via FETs to either ground (OFF) or into a virtual ground null point (ON) of the operational amplifier.

This unit may be used for multiplexing of high voltages, input scaling, and in situations that require single or double level multiplexing.

The A167 has the capability of being expanded by any of the constant impedance multiplexers (A166, A164). The limitation to the number of channel expansions will depend upon system specifications, speed, leakage current of OFF channels, and the output drive capabilities of the source.

The output amplifier has been factory adjusted and preset to a gain of minus one. The decoder is an eight bit binary to octal decoder with gating facilities on the decoder to control its states.

A167—$490
Advanced shielding and layout techniques have been employed on the A167 to allow stable operation under normal ambient electrostatic and electromagnetic conditions as well as minimal crosstalk between channels.

**SPECIFICATIONS**

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Inputs:</td>
<td>Eight</td>
</tr>
<tr>
<td>Input Impedance:</td>
<td>10,000 ohms</td>
</tr>
<tr>
<td>Input Range:</td>
<td>±10 Volts</td>
</tr>
<tr>
<td>Output Range:</td>
<td>±10 Volts</td>
</tr>
<tr>
<td>Output Drive:</td>
<td>20 mA.</td>
</tr>
<tr>
<td>Switching Plus Settling Time:</td>
<td>5 μsec to .01%</td>
</tr>
<tr>
<td>Expander Node:</td>
<td>Summing point brought to pin to allow expansion of number of channels.</td>
</tr>
<tr>
<td>Switch Leakage:</td>
<td>0.5 nano Amp per “OFF” channel</td>
</tr>
<tr>
<td>Transfer Ratio:</td>
<td>Minus one for 10V range</td>
</tr>
<tr>
<td>Transfer Accuracy:</td>
<td>±0.015% of full scale</td>
</tr>
<tr>
<td>Temp. Coefficient of Offset:</td>
<td>50 μV/degrees C.</td>
</tr>
<tr>
<td>Temp. Coefficient of Gain:</td>
<td>7 PPM/degrees C.</td>
</tr>
<tr>
<td>Feedthrough (all channels OFF &amp; 20Vp-p at inputs):</td>
<td>--86dB at 1 kHz (Ratio 20,000 : 1)</td>
</tr>
</tbody>
</table>

**Select Lines (1 TTL Load)—**

- **“ON”**: Logic Zero
- **“OFF”**: Logic One

**Decoder**

Decoder: One of eight lines decoded, binary

Decoder Outputs:

- 9 TTL Loads
- Select = Logic Zero
- Deselect = Logic One

**Decoder Inputs—**

- A0 IN to A2 IN:
  - Address Lines—3 bit binary code
  - One TTL Load
  - Positive voltage = Logic One

**Decoder Gate:**

- One TTL Load
  - Logic One yields disable
  - Logic Zero yields enable

**Power Requirements:**

- ±15 V. at 40 mA.
- ±5 V. at 30 mA. (with decoder option)

Size: Standard, double height, double width FLIP CHIP module.
The A Series analog module line has been substantially expanded. Shown here are a few of the new units.

The A Series additions are DTL and TTL compatible and compatible with DEC K and M Series modules, computers, control systems and standard instrumentation.
NOTES ON OPERATIONAL AMPLIFIERS

I. INTRODUCTION
This article describes some of the basic characteristics and uses of operational amplifiers. It is written especially for people with a digital background, but with a limited exposure to analog technology. The equations presented are not exact, but are good engineering approximations, which are accurate enough for most applications. It is hoped that this simplified discussion will provide more insight into the uses and limitations of operational amplifiers than a more rigorous approach.

The operational amplifier is a basic building block in analog work, much the same way as a NAND gate can be a basic building block in a digital computer. An operational amplifier (op amp) together with other components such as resistors and capacitors, can be used to perform addition, subtraction, integration, and many other functions. Op amps can be used to make oscillators, active filters, and even digital circuits such as Schmitt triggers, gates, and flip-flops. When used with A/D and D/A converters in data processing work, op amps perform such functions as scale changing, offsetting, and isolation between source and load.

II. GENERAL CHARACTERISTICS
An operational amplifier can be considered a 3 terminal device, plus a common or ground return, see Fig. 1. Chopper-stabilized op amps, which will not be considered here, have the Plus Input permanently tied to ground. The op amp is really a difference amplifier, in that it amplifies only the difference between the two inputs, and tries to reject any DC or AC signal that is common to both inputs.

Op amps are characterized by high DC gain, high input impedance, low output impedance, and a gain that decreases with increasing frequency. Op amps used without feedback would be operating open loop, a rare situation; but with feedback the operation would be closed loop. The use of properly applied negative feedback stabilizes the operation of the composite circuit against changes in the amplifier, and provides its versatility and usefulness.

When an op amp is working in the linear region, two approximations can be made to help in the analysis of the circuit configuration. First, the voltages of the two inputs are the same; and second, no current flows into or out of the input terminals. Fig. 2 shows a simple inverting amplifier. Assume the Minus Input is 0 volts, the same as the Plus Input, and that no current flows into the Minus Input, called the summing junction. Then \( i_i = i_o \), and some simple manipulations show that the gain is equal to \( -R_o/R_i \). Similar reasoning applied to the non-inverting amplifier of Fig. 3 shows that the gain is equal to \( \frac{R_o + R_i}{R_i} \). An easy way to remember this is to think of the two resistors as forming a tapped divider network.

III. SPECIFICATIONS
Specifications are usually given for open loop performance, so that the user has to interpret and calculate how this will affect his particular closed loop circuit. The following section will give some brief descriptions of what some of the specifications mean.
Settling time. This is the time it takes the output to get within and stay within a certain amount of its final value, after the input has received a step input, see Fig. 4. This parameter is important when an amplifier is used in front of an A/D converter, since the A/D should not begin its conversion until the amplifier has settled.

Overload recovery. It takes an overload recovery time for the output to first assume its proper value after an overdriving input signal has been removed. However, the output still has not settled, and this extra time must be waited before the output is valid.

Slew rate. This term is comparable to rise or fall time in a digital circuit. It is a measure of how fast the output can change. If an amplifier output could go from 0 volts to 10 volts in 2 µsec, it would have a slew rate of 5 volts/µsec.

Frequency for full output. This is the maximum frequency at which a full scale sine wave (such as +10 to −10 volts) can be assured at the output, without noticeable distortion. In many ways this is real frequency limitation of an op amp, since up to this frequency there are no other restrictions on the amplitude of the input signal.

Frequency for unity gain. The open loop gain of an amplifier is equal to one at this frequency. But the input signal must be restricted in amplitude such that the maximum rate of change of output (slew rate) is not exceeded. Usually only millivolt signals may be processed at this frequency, therefore the full amplifier bandwidth is not usable for normal data processing systems.

Impedance. The input impedance is simply the resistance between the two inputs. The common mode impedance is the highest resistance attainable with feedback.

Common mode rejection. This is a measure of how well an amplifier will not respond to a signal common to both inputs. If used as a voltage follower, an op amp with a common mode rejection ratio (CMRR) of 10,000 could have error of 1 mv if the input were 10 v. (10/10,000 volts).

Voltage offset. The inability to achieve perfect balance in the input circuit causes the output to respond to an apparent signal when the inputs are tied to ground. For an inverting amplifier, the output error due to the input voltage offset is equal to the offset times the closed loop gain plus one. With an input offset of 3 mv, and a gain of 1, the output error would be 6 mv. Fortunately, initial voltage offset can be trimmed with a potentiometer at the right place in the circuit.

Current offset. Current offset (or bias current) multiplied by the feedback resistor (Fig. 2) produces an output error. This effect can be minimized by using the differential offset (the difference in offset currents for the two inputs) when the resistance seen from both inputs to ground are equal. For Fig. 2, the Plus Input should then be returned to ground through a resistor equal to the parallel combination of R1 and R2.

Output ratings. The output voltage and current ratings imply a minimum value for the load resistor. 10 volts and 5 ma would correspond to a load resistor of 2 K. In an inverting amplifier, the feedback resistor is a load for the output, and the current through this resistor must be subtracted from
the amount of current still available at the output. All really useful operational amplifiers can be shorted to ground without damage, but shorting to a voltage will usually destroy some of the circuitry.

IV. APPLICATIONS
Some common configurations for operational amplifiers are shown in Figs. 5 through 10. The pin letter assignments correspond to the op amps sold by Digital Equipment Corp. If these op amps are used, the jumper between Pin S and the Minus input should be removed.

The voltage follower, Fig. 5, features high input impedance, but will have an error depending on the CMRR. Large voltages cannot be handled, since common mode voltage ratings should not be exceeded. The inverter configuration, Fig. 7, is very versatile and does not have a common mode voltage problem, since both inputs are near ground. Large input voltages can be handled if the input resistor is made appropriately large. One disadvantage of the inverting configuration is that the input impedance is relatively low, essentially equal to the input resistor. When a gain trim potentiometer is used, the gain accuracy by itself becomes irrelevant. What is important is gain resolution (mostly determined by the potentiometer), and the gain stability (mostly determined by the temperature coefficients of the input and feedback resistors). The ratio of the closed loop gain to the open loop gain gives the suitability of an amplifier as far as static accuracy is concerned. With a closed loop gain of 5, and an open loop gain of 10,000, an amplifier could be used in a system with an allowable error of 1 part in 2,000.

The possibility of oscillation must always be considered when feedback amplifiers are used. Usually the more feedback used, the greater is the tendency to oscillate. Oscillations can always be attributed to phase shift. Therefore, stabilization of operational amplifiers involves phase shifting to oppose oscillation. In Fig. 7, the feedback capacitor allows high frequency signals to be fed back to the inverting input (degenerative feedback) with a phase lead. In the inverting configuration, the output will be 180° out of phase with the input at low frequencies, and the feedback signal will oppose the input signal. At high frequencies, there are additional phase lags in the amplifier and feedback circuitry. If the feedback signal has a total phase shift (lag) of 360° with a gain through the amplifier and feedback network of greater than 1, the amplifier will oscillate, since the input and output are in phase.

V. REFERENCES
2. "Handbook of Operational Amplifier Applications"  
   Burr-Brown Research Corp., Tucson, Arizona
3. "Linear Integrated Circuits Applications Handbook"  
   Fairchild Semiconductor, Mountain View, California
4. "Applications Manual for Operational Amplifiers"  
   Phylbrick/Nexus Research, Dedham, Mass.
\[ v_{\text{OUT}} = A(v_p - v_n), \text{ WHERE } A \text{ IS THE AMPLIFIER GAIN} \]

**Fig. 1, Basic Operational Amplifier Symbol**

\[ v_{\text{IN}} = \frac{v_{\text{OUT}}}{R_1} = \frac{v_{\text{OUT}}}{R_F} \]

\[ v_{\text{OUT}} = \frac{R_F}{R_1} \]

**Fig. 2, Inverting Amplifier**

\[ v_{\text{S}} = v_{\text{IN}} \]

\[ i_{\text{S}} = 0 \]

\[ i_1 = i_2 \]

\[ v_{\text{S}} = \frac{v_{\text{OUT}} - v_{\text{S}}}{R_1} = \frac{v_{\text{S}} - v_{\text{IN}}}{R_2} \]

\[ v_{\text{IN}} = \frac{v_{\text{OUT}} - v_{\text{IN}}}{R_1} \]

\[ v_{\text{OUT}} = \frac{R_2 + R_1}{R_1} \]

**Fig. 3, Non-Inverting Amplifier**

280
Fig. 4, Setting Time

Fig. 5, Voltage Follower

Fig. 6, Inverter
\[
\frac{v_{OUT}}{v_{IN}} = -\frac{R_F}{R_1}
\]
\[
R_{IN} = R_1
\]
Gain stability depends on the input and feedback resistor, and gain trim potentiometer.

Select \( R_p = \frac{R_1 R_F}{R_1 + R_F} \) for current drift compensation.

**Typ Values**
- \( R_1 \): 1K to 10K
- \( R_F \): 1K to 100K
- \( R_p \): 500Ω to 5K

The use of \( C_F \) reduces the tendency of the op amp to oscillate.

---

**Fig. 7, Adjustable Gain and Current Compensation**

\[
v_{OUT} = v_{IN} \left( \frac{R_F}{R_1} \right) + \left[ -v_{OFF} \left( \frac{R_F}{R_0} \right) \right]
\]

**Fig. 8, Offsetting**
Fig. 9, Differential Gain
NOTE 1. Mounting holes are provided on the module so that input and feedback components can be added. Components shown with dashed lines are not included with the module.

NOTE 2. This jumper comes with the module. It may be removed to suit circuit requirements.

NOTE 3. Pins L & M can be connected together to improve settling time, but parameters such as drift and open loop gain are degraded.

The A207 is an economical Operational Amplifier featuring fast settling time (5 μs to within 10 mv), making it especially suited for use with Analog-to-Digital Converters. The A207 can be used for buffering, scale-changing, offsetting, and other data-conditioning functions required with A/D Converters. All other normal operational amplifier configurations can be achieved with the A207.

The A207 is supplied with a zero balance potentiometer. Provisions are made on the board for the mounting of input and feedback components, including a gain trim potentiometer. The A207 is pin-compatible with the A200 Operational Amplifier.

A207—$45
SPECIFICATIONS—At 25°C, unless noted otherwise.

Pins L & M Differences with Pins Connected L & M Not Connected

Settling Time*
- Within 10 mV, 10V step input, typ: 3 µsec 6 µsec
- Within 10 mV, 10V step input, max: 5 µsec 8 µsec
- Within 1 mV, 10V step input, max: 7 µsec 10 µsec

Frequency Response
- Dc open loop gain, 670 ohm load, min: 15,000 100,000
- Unity gain, small signal, min: 3 MHz
- Full output voltage, min: 50 kHz
- Slewing rate, min: 3.5V/µsec
- Overload recovery, max: 8 µsec

Output
- Voltage, max: ±10V
- Current, max: ±15 mA

Input Voltage
- Input voltage range, max: ±10 V
- Differential voltage, max: ±10 V
- Common mode rejection, min: 10,000

Input Impedance
- Between inputs, min: 100 k ohms
- Common mode, min: 5 M ohms

Input Offset
- Avg. voltage drift vs. temp, max: 60 µV/°C 30 µV/°C
- Initial current offset, max: 0.5 µA
- Avg. current drift vs. temp, max: 5 nA/°C

Temperature Range
0°C to +60°C

Power
- 15v (pin D), quiescent: 6 mA
- −15v (pin E), quiescent: 10 mA

If the Output is accidentally shorted to ground, the amplifier will not be damaged.

Size: Standard, single height, single width FLIP CHIP module.

*Gain of 1, inverting or non-inverting configuration.
The A260 is a universal dual amplifier card which contains two independent operational amplifiers. Provisions have been made for mounting input and feedback components so that the A260 may be used in a variety of modes.

Some of the configurations in which the A260 may be used are:

1. Voltage follower with a gain of plus one.
2. Voltage follower with positive gain of greater than one.
3. Attenuated follower with positive gain of less than one.
4. Differential amplifier with differential input and single ended output.
5. Inverter with negative gain of one or greater.

The A260 may also be used as the output buffer for the A160 and A164 multiplexer series, as well as the input buffer for the A400 series sample and hold modules. Individual offset adjustments are provided for on each amplifier.
SPECIFICATIONS

Description: Two differential amplifiers mounted on one board with provision for mounting resistors in a variety of modes.

Offset: Adjustments provided to adjust offset to zero.

Configurations

A. Follower

Transfer Accuracy: ±0.01% of FS
Settling Time (0 to 10v): 1.5 μs to .01%
Output drive: 20 mA., short circuit proof to ground.
Input/output range: ±10 Volts
Input impedance: 1000 megohms
Temp. Coefficient: 30 μV/°C.

B. Follower with Gain—

Transfer accuracy: Function of resistors provided.
Gain: \( \frac{R_{14} + R_{15}}{R_{15}} \)
Settling Time: (Gain) x (1.5 μs) to .01%
Output Drive: 20 mA. short circuit proof to ground.
Input/Output range: ±10 Volts
Input Impedance: ≥100 megohms
Temp. Coefficient: 30 μV/°C. (referred to input)

C. Attenuated follower—

Gain: \( \frac{R_{12} + R_{13}}{R_{13}} \) (see schematic)
Transfer Accuracy: Function of resistors provided.
Settling Time: 1.5μs to .01% if not limited by attenuator.
Input Range: 0 to ±100 Volts, max.
Output Range: ±10 Volts
Output Drive: 20 mA, short circuit proof to ground.
Input Impedance: R12 + R13
Temp. Coefficient: 30 μV/° C. plus input attenuation.

D. Differential Amplifier:
Gain: \( \frac{R14}{R15} \)
Transfer Accuracy: Function of resistors provided.
Settling Time: (Gain) x (1.5μs)
Input Voltage (Signal plus common mode): \( (1 + \frac{1}{\text{Gain}}) \times (10V) \) max.
Output Range: ±10 Volts
Output Drive: 20 mA, short circuit proof to ground.
Temp. Coefficient: (30 μV/° C) x (1 + Gain)
Common Mode Rejection: Function of resistor matching in each input > 86dB for .01% resistor watch in addition to transfer accuracy of .01%

E. Inverter
Negative gain of one or greater
Specs same as differential amplifier, except input referenced to ground.

F. Power
+15v @ 20mA
-15v @ 15mA

Size: Standard, double height, double width FLIP CHIP module.
1. FOLLOWER

2. PLUS GAIN

3. POSITIVE GAIN LESS THAN ONE

4. DIFF. INPUT

5. INVERTER

\[
\frac{E_O}{E_{IN}} = \frac{R_4 + R_5}{R_5}
\]

<table>
<thead>
<tr>
<th></th>
<th>R12</th>
<th>R13</th>
<th>R14</th>
<th>R15</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0Ω</td>
<td>∞</td>
<td>0</td>
<td>∞</td>
</tr>
<tr>
<td></td>
<td>0Ω</td>
<td>∞</td>
<td>5K</td>
<td>5K</td>
</tr>
<tr>
<td></td>
<td>9K</td>
<td>1K</td>
<td>+10</td>
<td></td>
</tr>
<tr>
<td></td>
<td>50K</td>
<td>50K</td>
<td>0</td>
<td>∞</td>
</tr>
<tr>
<td></td>
<td>20K</td>
<td>20K</td>
<td>20K</td>
<td>20K</td>
</tr>
<tr>
<td></td>
<td>∞</td>
<td>10K</td>
<td>20K</td>
<td>20K</td>
</tr>
</tbody>
</table>
SAMPLE AND HOLD
A404 A SERIES

JUMPER CONNECTIONS TO OFFSET OUTPUT

<table>
<thead>
<tr>
<th>MODE</th>
<th>PIN</th>
<th>TRACK (sample) HOLD</th>
<th>Positive</th>
<th>Negative</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>BF (pos)</td>
<td>+3v or open</td>
<td>AU to BJ</td>
<td>AU to BJ</td>
</tr>
<tr>
<td></td>
<td>BD (neg)</td>
<td>-3v or open</td>
<td>BM to AE</td>
<td>BL to AD</td>
</tr>
</tbody>
</table>

Analog gnd (pin AF) and digital gnd (pin AC) must be connected together at one point in the system.

The A404 Sample & Hold has an acquisition time of 6 μsec for a 10 volt signal to within 10 mV (0.1%). The circuit inverts the input signal, and has an input impedance to 10 k. Features of the circuit include potentiometers to control the pedestal and the droop of the output signal.

A404—$130
Two digital Track Control (sample) inputs are provided: one for negative logic (0v & −3v), and the other for positive logic (0v & +3v). Either input by itself will perform the necessary control, and the inadvertent application of both digital signals will cause no damage to the circuit.

Potentiometers are also provided for zero balancing, gain trim, and offset adjustment (up to ±10v). If offsetting is desired, connections should be made according to the table shown with the diagram. The A404 is pin-compatible with the A400 Sample & Hold.

**SPECIFICATIONS**—At 25°C, unless noted otherwise. Pins AH & AJ are connected together.

**Acquisition Time**
- Within 10 mV, 10V step input, typ: 4 μsec
- Within 10 mV, 10V step input, max: 6 μsec
- Within 2.5 mV, 10V step input, max: 11 μsec

**Aperture Time, max:** 0.2 μsec

**Gain**
- −1.000 (adjustable ±0.2%)

**Input**
- Voltage range, max: ±10V
- Impedance: 10 k ohms

**Output**
- Voltage range, max: ±10V
- Current, max: 10 mA

**Pedestal**
- Initial pedestal:
- Pedestal variation vs. temp, max: Adjustable to less than 1 mV 0.2 mV/°C

**Droop**
- Initial droop:
- Droop variation vs. temp, max: Adjustable to less than 5 mV/ms 2 mV/ms/°C

**Track Control**
- Pos. (pin BF)
- Neg. (pin BD)
- +3V, Track
- 0V at 2 mA, Hold
- −3V, Track
- 0V at 1 mA, Hold

**Board Size**
- 1 double height board, single module width

**Temperature Range**
- 0°C to +50°C

**Power**
- +15v (pin AD), quiescent: 22 mA
- −15v (pin AE), quiescent: 35 mA.

If the Output is accidentally shorted to Ground, the circuit will not be damaged.

**Size:** Standard, double height, single width FLIP CHIP module.

*Difference in output voltage when changing from Track to Hold mode.
The A460 and A461 are one channel sample and held modules used to sample the value of a changing analog signal at a particular point in time and store this information.

The difference between the A460 and the A461 is that the A460 is a S/H without input buffering and the A461 is S/H with input buffering. It should be noted that when using the A461 an external jumper is required between pins BH2 and AR2.

Provided on the A460 and A461 is a select line which can be used to control the sample or hold operation of the module.

Both the A460 and A461 are DTL and TTL compatible and may be used with standard “M” or “K” Series modules in control and system configurations.

The output circuitry consists of a buffer amplifier with output drive capability of 20 ma. Both the A460 and A461 are compatible with DEC “A” Series high impedance and constant impedance multiplexers and may be used in conjunction with each to perform various levels of multiplexing.

---

A460—$400
A461—$525

292
SPECIFICATIONS

Transfer Accuracy at 23° C.
±0.01% FS

Input/Output Voltage Range
±10V Full Scale

Transfer Characteristic
+1

Acquisition Time (to 0.01%)
5 microseconds for −10V to +10V excursion

Aperture Time
Less than 50 nanoseconds

Input Impedance (During Sample Time)—
(With No Buffer):
100 ohms in series with 0.002 microfarad capacitor

(With Buffer):
1000 meg ohms in parallel with 10 pF.

Output Drive:
20 mA.

Hold Decay:
15 microvolts per millisecond

Offset:
Adjustable to zero

Temp. Coefficient of Offset:
50 μV/° C.

Control Input (1 TTL Load)—
Logic Zero
Sample:
Logic One

Hold:
±15V at 12 mA w/o buffer

Power:
±15V at 20 mA with buffer

Size: Standard, double height, double width FLIP CHIP module.
The A613 is a 12-bit Digital-to-Analog Converter for moderate speed applications. The module is controlled by standard positive logic levels, has an output between 0V and ±10V, and will settle within 50 µsec for a full scale input change. The input coding can be either straight binary or 3 decades of 8421 BCD with only simple connector jumpers required to take care of the change.

A613—$200
The A613 requires a $-10.0v$ reference that can supply negative current, such as an A704. Provisions are made for adding up to 3 extra resistors to implement offsetting functions. Potentiometers are provided for zero balancing, and gain trim. The A613 is a double height board.

An input of all Logic 0's produces zero volts out; all Logic 1's produces close to $+10v$ out. The operational amplifier output can be shorted to Ground without damaging the circuit.

**SPECIFICATIONS**

**Inputs**

<table>
<thead>
<tr>
<th>Logic ONE:</th>
<th>Logic ZERO:</th>
<th>Input loading:</th>
</tr>
</thead>
<tbody>
<tr>
<td>+2.0V to +5.0V</td>
<td>0.0V to +0.8V</td>
<td>1 mA (max.) at 0 Volts</td>
</tr>
</tbody>
</table>

**Output**

<table>
<thead>
<tr>
<th>Standard:</th>
<th>Optional, (requires Positive REF):</th>
</tr>
</thead>
<tbody>
<tr>
<td>0V to +10V</td>
<td>10V range between $-10V$ and $+10V$</td>
</tr>
<tr>
<td>50 μsec</td>
<td>10 mA</td>
</tr>
<tr>
<td></td>
<td>0.1 μF (without oscillation)</td>
</tr>
</tbody>
</table>

**Binary Dig. In.**

<table>
<thead>
<tr>
<th>Binary Dig. In.</th>
<th>Analog Out</th>
<th>BCD (8421)</th>
<th>Analog Out</th>
</tr>
</thead>
<tbody>
<tr>
<td>000 — 00</td>
<td>0.0000v</td>
<td>000</td>
<td>0.000v</td>
</tr>
<tr>
<td>000 — 01</td>
<td>+0.0025</td>
<td>001</td>
<td>+0.010</td>
</tr>
<tr>
<td>001 — 00</td>
<td>+5.0000</td>
<td>050</td>
<td>+0.500</td>
</tr>
<tr>
<td>111 — 11</td>
<td>+9.9975</td>
<td>500</td>
<td>+5.000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>999</td>
<td>+9.990</td>
</tr>
</tbody>
</table>

**Accuracy**

At $+25°C$:

<table>
<thead>
<tr>
<th>Accuracy</th>
<th>Binary</th>
<th>BCD</th>
</tr>
</thead>
<tbody>
<tr>
<td>±0.015% of full scale</td>
<td>±0.001%/°C (plus drift of REF)</td>
<td>±0.05% of full scale (plus drift of REF)</td>
</tr>
</tbody>
</table>

**Temperature Range**

$+10°C$ to $+50°C$

**Power**

$+15V$ at 35 mA { at max. load

$-15V$ at 60 mA

$+5V$ at 60 mA

$-10.0V$ REF at $-7$ ma (reverse current)

If the Output is accidentally shorted to Ground, the output amplifier will not be damaged.

**Size:** Standard, single height, single width FLIP CHIP module.
The A618 and the A619 Digital to Analog Converters (DAC) are double width in the lower (B section) half. The converters are complete with a 10-bit buffer registers, level converters, a precision divider network, and a current summing amplifier capable of driving external loads up to 10 mA. The reference voltage is externally supplied for greatest efficiency and optimum scale factor matching in multi-channel applications.

The A619 DAC output voltage is bi-polar while the A618 DAC output voltage is uni-polar.

Binary numbers are represented as shown (right justified) in Table 1:

**TABLE 1**

<table>
<thead>
<tr>
<th>Binary Input</th>
<th>Analog Output (Standard)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>A618</td>
</tr>
<tr>
<td>0000&lt;sub&gt;8&lt;/sub&gt;</td>
<td>0V</td>
</tr>
<tr>
<td>0400&lt;sub&gt;8&lt;/sub&gt;</td>
<td>+2.5V</td>
</tr>
<tr>
<td>1000&lt;sub&gt;8&lt;/sub&gt;</td>
<td>+5.0V</td>
</tr>
<tr>
<td>1400&lt;sub&gt;8&lt;/sub&gt;</td>
<td>+7.5V</td>
</tr>
<tr>
<td>1777&lt;sub&gt;8&lt;/sub&gt;</td>
<td>+10.0V</td>
</tr>
</tbody>
</table>

A618—$300  
A619—$325
OUTPUT:
Voltage: A618
Voltage: A619
Current:
Impedance:
Settling Time:
(Full scale step, resistive load)
(Full scale step, 1000 pf)
Resolution:
Linearity:
Zero Offset:
Temperature Coefficient:
Temperature Range:

0 to +10 volts
± 5 volts
10 mA. (max)
<0.1 ohm
<5.0 μsec
<10.0 μsec
1 part in 1024
± 0.05% of full scale
± 5 mV. (max)
<0.2 mV/°C
0 to 50°C

INPUT
Level: 1 TTL Unit Load
Pulse: (positive)
Input loading: 20 TTL Unit load
Rise and Fall Time:
Width:
Rate:
Timing:

20 to 100 nsec
>50 nsec
10⁶ Hz max.

Data lines must be settled 40 nsec before the "LOAD DAC" pulse (transition) occurs.

POWER REQUIREMENTS:
Reference Power:
Amplifier Power:
Logic Power:

−10.06 Volts, 60 mA
± 15 Volts, 25 mA (plus output loading)
±5 Volts, 135 mA
−15 Volts, 60 mA

Size: Standard, double height, single width FLIP CHIP module.
The A620 and the A621 Digital-to-Analog Converters (DAC) are double-width in the lower (B section) half. The converters are complete with two 10-bit buffer registers, level converters, a precision divider network, and a current summing amplifier, capable of driving external loads up to 10 mA. The reference voltage is externally supplied for greatest efficiency and optimum scale-factor matching in multi-channel-application.

The A621 DAC output voltage is bi-polar while the A620 DAC output voltage is uni-polar.

The double-buffered DAC's are offered to satisfy those applications where it is imperative to update several analog output simultaneously. When DAC's deliver input to a multi-channel analog tape system or update the constants of an analog computer, the double-buffer feature may be necessary to prevent skew in the analog data.

A620—$300
A621—$375
Binary numbers are represented as shown (right justified) in Table 1:

**TABLE 1**

<table>
<thead>
<tr>
<th>Binary Input</th>
<th>Analog Output (Standard)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>A620</td>
</tr>
<tr>
<td>0000&lt;sub&gt;8&lt;/sub&gt;</td>
<td>0V</td>
</tr>
<tr>
<td>0500&lt;sub&gt;8&lt;/sub&gt;</td>
<td>+2.5V</td>
</tr>
<tr>
<td>1000&lt;sub&gt;8&lt;/sub&gt;</td>
<td>+5.0V</td>
</tr>
<tr>
<td>1500&lt;sub&gt;8&lt;/sub&gt;</td>
<td>+7.5V</td>
</tr>
<tr>
<td>1777&lt;sub&gt;8&lt;/sub&gt;</td>
<td>+10.0V</td>
</tr>
</tbody>
</table>

**OUTPUT:**
- Voltage: A620 0 to 10 Volts
- Voltage: A621 ±5 Volts
- Current: 10 mA. (max)
- Impedance: <0.1 ohms
- Settling Time:
  - (Full scale step, resistive Load) <5.0 μsec
  - (Full scale step, 1000 pf) <10 μsec
- Resolution: 1 part in 1024
- Linearity: ±0.05% of full scale
- Zero Offset: ±5 mV. (max)
- Temperature Coefficient: <0.2 mV/ °C
- Temperature Range: 0 to 50 °C

**INPUT:**
- Level: 1 TTL Unit load
- Pulse: (positive)
  - Input loading: 20 TTL Unit load
  - Rise and Fall Time: 20 to 100 nsec
  - Width: >50 nsec
  - Rate: 10<sup>8</sup> Hz (max)
- Timing:
  1. Data lines must be settled 40 nsec before the "LOAD DAC" pulse (transition) occurs.
  2. The "Update DAC" pulse must occur more than 100 nsec after the "LOAD DAC" pulse.

**POWER REQUIREMENTS:**
- Reference Power: -10.6 Volts, 60 mA
- Amplifier Power: ±15 Volts, 25 mA (plus output loading)
- Logic Power: + 5 Volts, 190 mA
- -15 Volts, 60 mA

Size: Standard, double height, double width FLIP CHIP module.
The A660 is a precision 12 bit multiplying digital to analog converter whose output is the product of the external analog reference voltage supplied and digital code presented.

This D/A converter is DTL and TTL compatible, requires essentially zero warmup time, and has high output current drive capabilities. It also may be used in either unipolar or operations.

This unit may be used in applications where precision digital control must be exercised over an analog signal. It also may be used in systems requiring synchro to digital conversion, AC transducer digitization, or in hybrid computation.
When operating in conjunction with an external DC reference source, the A660 may be used as a conventional D/A converter with the output polarity determined by the reference voltage polarity.

The A660 employs advance shielding techniques which allow proper operation under normal ambient electrostatic and electromagnetic conditions.

**SPECIFICATIONS**

**Number of Bits:**
12

**Coding:**
Binary—Absolute Value
High = Logic One
1 TTL Load

**Input Logic Levels:**

**Accuracy**—(dc to 4 kHz)
±0.025% FS, ±0.01% of output

**Temp. Coefficient of Offset:**
200 microvolts/°C.

**Temp. Coefficient of Range:**
20 PPM/°C.

**Feedthrough (for 20 V. p-p sine wave; all bits off):**
at 1 KHz: 1 mV RMS

**Analog Reference Input Range:**
±10 v. Full Scale

**Input Impedance:**
10 k ohms

**Frequency:**
Down 0.02% at 20 kHz

**Phase Shift:**
< 7° at 20 kHz

**Output Range:**
±10 V.

**Output Current:**
15 mA.

**Short Circuit Protection:**
Indefinitely to ground

**Phase**
Output in Phase with Ref.

**Attenuation Range—Absolute Value**

<table>
<thead>
<tr>
<th>DIGITAL</th>
<th>OUTPUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>000 000 000 000</td>
<td>0.0000 Volts</td>
</tr>
<tr>
<td>111 111 111 111 Binary</td>
<td>(0.9976) X (Input Ref.) Volts</td>
</tr>
</tbody>
</table>

**Settling Time to Digital Change:**
10ms.

**Power Requirement:**
+15V @ 14 mA.
−15V @ 3 mA.
+5V @ 20 mA.

**Size:** Standard, double height, double width FLIP CHIP module.
REFERENCE SUPPLIES
A702, A704
(DOUBLE HEIGHT)

<table>
<thead>
<tr>
<th>Module Type</th>
<th>Output</th>
<th>Current</th>
<th>Temperature Coefficient</th>
<th>Regulation</th>
<th>Peak Peak to Ripple</th>
</tr>
</thead>
<tbody>
<tr>
<td>A702</td>
<td>-10 V</td>
<td>±60 mA</td>
<td>1mV/°C</td>
<td>30 mV, no load to full load</td>
<td>10 mV</td>
</tr>
<tr>
<td>A704</td>
<td>-10 V</td>
<td>-90 to +40 mA</td>
<td>1 mV/8hrs 1 mV/15° to 35°C 4 mV/0° to 50°C</td>
<td>0.1 mV, no load to full load</td>
<td>0.1 mV</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Module Type</th>
<th>Adjustment Resolution</th>
<th>Input Power</th>
<th>Use</th>
<th>Output Impedance</th>
</tr>
</thead>
<tbody>
<tr>
<td>A702</td>
<td>5 mV -15 V/100 mA +10 V (B)/10 mA</td>
<td>Load with 500μF at load. May also be preloaded if desired</td>
<td>0.5 ohms</td>
<td></td>
</tr>
<tr>
<td>A704</td>
<td>0.01 mV -15 ± 2 V/250 mA</td>
<td>See below for sensing and preloading</td>
<td>0.0025 ohms</td>
<td></td>
</tr>
</tbody>
</table>

Remote Sensing: The input to the regulating circuits of the A704 is connected at sense terminals AT (+) and AV (—). Connection from these points to the load voltage at the most critical location provides maximum regulation at a selected point in a distributed or remote load. When the sense terminals are connected to the load at a relatively distant location, a capacitor of approximately 100 μF should be connected across the load at the sensing point.

A702——$58
A704——$175

302
Preloading: The supplies may be preloaded to ground or $-15\text{V}$ to change the amount of current available in either direction. For driving DEC Digital-Analog Converter modules, $-125\text{ mA}$ maximum can be obtained by connecting a $270\Omega \pm 5\%$ 1 watt resistor from the $-10\text{v}$ pin AE reference output to pin ac ground (A704 only).

Wiring: Digital-analog and analog-digital converters perform best when module locations and wiring are optimized. All Digital-Analog Converter modules should be side-by-side. In an analog-digital converter, the comparator should be mounted next to the converter module for the bits of most significance. The reference supply modules should be mounted nearby, and if the A704 is used, its sense terminals should be wired to the most-significant-bits converter module. The high quality ground must be connected to the common ground only at pin ac of the reference supply module, and this point should also be the common ground for analog inputs to analog-digital converters. Do not mount A-series modules closer than necessary to power supply transformers or other sources of fluctuating electric or magnetic fields.

Size: Standard, double height, single width FLIP CHIP module.
A811 10-BIT ANALOG-TO-DIGITAL CONVERTER

The A-811 is a complete, 10-bit successive approximation, analog to digital converter with a built in reference supply. Conversion is initiated by raising the Convert input to logic 1 (+4 volts). The digital result is available at the output within 10 microseconds. An A/D Done Pulse is generated when the result is valid. The A-811 uses monolithic integrated circuits for control logic, output register, and comparator.

The A811 requires 2 vertical connectors and the top section (connector A) requires 2 connector widths.
SPECIFICATIONS:

Convert Pulse Input:
- Input loading: 10 TTL unit load
- Pulse Width: 500 nsec 100 nsec
- Pulse Rise Time: 250 nsec  

A/D Done Pulse Output:
- Pulse Width: 300 nsec 100 nsec

Digital Output:
- Logical "0": +0.4V 0V
- Logical "1": +3.6V +2.4V
- Output Current "0": 16 mA
- Output Current "1": -0.4 mA

Input:
- Input Voltage: 0 to +10V
- Input Impedance: 1000 ohms

Resolution:
- 10 bits

Accuracy:
- 0.1% of full scale

Temperature Coefficient:
- 0.5 mV/°C

Operating Temperature:
- 0°C to 50°C

Conversion Rate:
- 100 kHz (max)

Output Format:
- Parallel Binary Uni-polar
  - +15 Volts ±1% 20 mA (pin BU)
  - -15 Volts ±1% 160 mA (pin AV)
  - + 5 Volts ±1% 300 mA (pin AA)

Size: Standard, double height, single double FLIP CHIP module.

Analog Ground (pin BN)

Options:
The input impedance of the A/D converter can be raised to greater than 100 megohms by adding an input amplifier module. A sample and hold amplifier module may also be included. The impedance of the converter with sample and hold is 10,000 ohms. Both options may be included simultaneously if high impedance and narrow aperture are both required.
The A860 is a 12 bit industrial converter employing dual slope integrating techniques whereby an analog signal is converted into 12 bits (11 bits + sign) of digital information in 9 milliseconds.

This unit may be used in industrial systems where sensing of an analog signal is essential in the control of a digital system.

The A860 may be used in application where the output of analytical instruments, strain gauges, and resistance bridges must be converted into digital form. Other uses of this module are industrial and machine tool control and conversion of instrumentation to digital displays. Because of its bit rate (1200—3600 BPS), the A860 may also be used to transmit data over telephone lines.

The A860 is both DTL and TTL compatible and may be used with standard K and M Series modules, as well as DEC’s A Series multiplexers and sample and hold.

A860—$395
The A860 has been engineered and designed using advance shielding techniques which allow proper operation under normal ambient electrostatic and electromagnetic conditions.

**SPECIFICATIONS**

<table>
<thead>
<tr>
<th>Technique:</th>
<th>Dual Slope Integration</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage Range:</td>
<td>±2 volt</td>
</tr>
<tr>
<td>Coding:</td>
<td>Sign bit + 11 magnitude bits</td>
</tr>
<tr>
<td>Accuracy at 23°C:</td>
<td>±0.05% of input voltage + 1 millivolt</td>
</tr>
<tr>
<td>Conversion Time:</td>
<td>9 milliseconds</td>
</tr>
<tr>
<td>Sample Aperture (part of conv. time):</td>
<td>3 milliseconds</td>
</tr>
<tr>
<td>Input Type:</td>
<td>Differential</td>
</tr>
<tr>
<td>Input Impedance:</td>
<td>&gt; 1000 meg ohms</td>
</tr>
<tr>
<td>Common Mode Voltage:</td>
<td>0.25 V max.</td>
</tr>
<tr>
<td>Common Mode Rejection:</td>
<td>&gt; 70dB at 60 Hz</td>
</tr>
</tbody>
</table>

**Control Inputs**

Internal Trigger: Internal oscillator provided for autonomous operation of converter; can be enabled by grounding internal trigger line.

External Trigger: Triggered by leading (negative-going voltage) edge 1 TTL load. Internal trigger must be disabled by hard wire to +5volts.

**Digital Outputs—**

Data (11 lines): Parallel data available after end of conversion. Logic one is high; 8 TTL loads.

End of Conversion (Busy Status): Output logic one during conversion. High to low transition indicates end of conversion.

**Carry Input:** Input to control flip flop that determines word length of converter. For 11 bits + sign, connect carry input (BK1) to 2° out (BK2).

**Overload:** Output logic one when analog exceeds full scale

**Power Requirements:** ±15V ±0.3% at 20 mA
+5V at 150 mA

**Size:** Standard, double height, double width FLIP CHIP module.

* Note: Unit normally supplied with analog minus input connected to analog return through R6 (r). For differential inputs remove R6.
The A861 and A862 are high speed analog/digital converters that provide adjustment-free 12 bit accuracy at the specified temperature range.

The A861 is a unipolar converter with an input range of 0 to ±10 volts and a straight binary output, whereas the A862 is a bipolar converter whose input is in the ±10 volt range with an output that is coded offset binary or 2's complement.
A861 (UNIPOLAR)

**SPECIFICATION**

**Technique:**
Successive Approximation

**Resolution:**
12 Bits

**Accuracy vs. speed @ 23°C:**
± 0.01% of FS, @ 48 μsec conv.
± 0.015% of FS, @ 24 μsec conv.
± 0.05% of FS, @ 12 μsec conv.

**Reference:**
Internal +5V and +10V supplies; adjustable

**Code:**
Straight binary

**Temp. Coeff. of Offset:**
± 0.001% of FS/°C

**Temp. Coeff. of Gain:**
(12 ppm/°C) × Input Voltage Applied

**Signal Input Load:**
2.5K ohms returned to +5 volts
0 to +10V

**Input Range:**

**Data Output-Parallel:**
True side of all bits
7 TTL unit loads.

**Clock Adjustment (Multi-Turn Pot):**
Variable from 12 to 48 microsecond conversion time

**End of Conversion Output:**
Goes High During Conversion;
Returns to low state @ at end of conversion
8 TTL LOADS

**Serial Data (available during conversion):**
NRZ code available
(Binary) 8 TTL loads

**Converter Trigger:**
Triggered on the leading
(negative-going voltage) edge,
1 TTL load

**Inhibit Trigger:**
Logic zero inhibits

**Power Requirements:**
+ 15V @ 55 mA.
— 15V @ 12 mA.
+ 5V @ 420 mA.

**Size:**
Standard, double height, Double width FLIP CHIP module.

A862 (BIPOLAR)

**SPECIFICATION**

**Technique:**
Successive Approximation

**Resolution:**
12 Bits

**Accuracy vs. speed @ 23°C:**
± 0.01% of FS, @ 48 μsec conv.
± 0.015% of FS, @ 24 μsec conv.
± 0.05% of FS, @ 12 μsec conv.

**Reference:**
Internal +5V and +10V supplies; adjustable

**Code:**
OFFSET Binary or 2's complement

**Temp. Coeff. of Offset:**
± 0.001% of FS/°C

**Temp. Coeff. of Gain:**
(12 ppm/°C) × Input Voltage Applied

**Signal Input Load:**
5000 ohms returned to +5 volts
—10V to +10V.

**Input Range:**
True side or All Bits
plus false side of MSB
7 TTL unit loads.

**Clock Adjustment (Multi-Turn Pot):**
Variable from 12 to 48 microsecond conversion time

**End of Conversion Output:**
Goes High During Conversion;
Returns to low state @ at end of conversion
8 TTL LOADS

**Serial Data (available during conversion):**
NRZ code available
(Binary) 8 TTL loads

**Converter Trigger:**
Triggered on the leading
(negative-going voltage) edge,
1 TTL load

**Inhibit Trigger:**
Logic zero inhibits

**Power Requirements:**
+ 15V @ 55 mA.
— 15V @ 12 mA.
+ 5V @ 420 mA.

**Size:**
One double height double width module.
Both of these modules employ the successive approximation techniques and include a self-contained clock and trigger circuitry that will allow adjustment of the conversion time to a level from 12 microseconds to 48 microseconds.

The A861 and A862 are DTL and TTL compatible and may be used with standard M and K Series modules, as well as standard DEC hardware for system configuration.

Both A/D converters contain internal reference supplies that are adjustable. In packaging the A861 and A862, advance shielding techniques have been employed to allow stable operation under ambient electrostatic and electromagnetic conditions. To minimize potential ground loop problems, separate ground returns are brought to:

   a. Digital power supply return pin,
   b. Analog power supply return pin,
   c. Analog signal return pin.

Both of these modules are useful in systems demanding high integral accuracy and long term reliability, such as computer linkage, biomedical data transmission, process control, and conversion of instrumentation data.

Range and offset adjustments are provided on the module.
<table>
<thead>
<tr>
<th>$2^n$</th>
<th>$n$</th>
<th>(%)</th>
<th>RESOLUTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>100.0</td>
<td>1,000,000</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>50.0</td>
<td>500,000</td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td>25.0</td>
<td>250,000</td>
</tr>
<tr>
<td>8</td>
<td>3</td>
<td>12.5</td>
<td>125,000</td>
</tr>
<tr>
<td>16</td>
<td>4</td>
<td>6.25</td>
<td>62,500</td>
</tr>
<tr>
<td>32</td>
<td>5</td>
<td>3.125</td>
<td>31,250</td>
</tr>
<tr>
<td>64</td>
<td>6</td>
<td>1.563</td>
<td>15,625</td>
</tr>
<tr>
<td>128</td>
<td>7</td>
<td>0.781</td>
<td>7,812</td>
</tr>
<tr>
<td>256</td>
<td>8</td>
<td>0.391</td>
<td>3,906</td>
</tr>
<tr>
<td>512</td>
<td>9</td>
<td>0.195</td>
<td>1,953</td>
</tr>
<tr>
<td>1,024</td>
<td>10</td>
<td>0.0977</td>
<td>977</td>
</tr>
<tr>
<td>2,048</td>
<td>11</td>
<td>0.0488</td>
<td>488</td>
</tr>
<tr>
<td>4,096</td>
<td>12</td>
<td>0.0244</td>
<td>244</td>
</tr>
<tr>
<td>8,192</td>
<td>13</td>
<td>0.0122</td>
<td>122</td>
</tr>
<tr>
<td>16,384</td>
<td>14</td>
<td>0.00610</td>
<td>61</td>
</tr>
<tr>
<td>32,768</td>
<td>15</td>
<td>0.00305</td>
<td>31</td>
</tr>
<tr>
<td>65,536</td>
<td>16</td>
<td>0.00153</td>
<td>15</td>
</tr>
<tr>
<td>131,072</td>
<td>17</td>
<td>0.000763</td>
<td>8</td>
</tr>
</tbody>
</table>
Many types of commercially available operational amplifiers can be mounted in the holes provided on these predrilled etched boards. Mounting holes and printed wires provide for balance trim, gain trim, and feedback networks required to build such common operational devices as voltage followers, inverting or non-inverting amplifiers, integrators, differentiators, summers and subtractors. Most amplifiers listed in the table below require ±15 V regulated supplies which are readily available from the amplifier manufacturers. Notable exceptions are Analog Devices' Models 101, 103, and 104 which may be used with standard DEC +10V, −15V supplies at some sacrifice in voltage range (+5, −10V) and noise.

**Power:** Positive at pin D, negative at pin E, common at pin F for all types. Space is provided for mounting bypass capacitors used with some high frequency amplifiers.

**Trimming:** Mounting holes on 1" centers at the handle end accept wirewound potentiometers for balance and feedback (gain) trimming. Gain rheostat may be connected in series with feedback components to allow precise adjustment of gain using inexpensive 1% feedback resistors. Board is etched to allow for use without gain trimming, and one pointed conductor must be cut at caret marks to put a rheostat in the circuit. Gain rheostat stray capacitance to ground is driven by amplifier output.

<table>
<thead>
<tr>
<th>Amplifier Supplier</th>
<th>Types accepted by A990</th>
<th>Types accepted by A992 (boosters too)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Analog Devices Burr-Brown*</td>
<td>101, 102, 104, etc. 1500-46, 1500-68 Case K or Case L</td>
<td>103, 106, 107, etc. most types, except boosters Case Q Case PP most types Case A</td>
</tr>
<tr>
<td>Data Device Corp. Nexus Philbrick Union Carbide Zeltex</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Except Burr-Brown differential output and chopper stabilized types: Perforated board W994 or other blank module may be used to mount non-standard configurations.
This flow-soldering machine solders all component leads to the board and makes all solder runs in one fast, exceedingly reliable, operation.
Lab Series
The COMPUTER LAB is a high performance low-cost digital logic trainer. It uses the same monolithic integrated transistor-transistor logic circuitry used in DIGITAL's latest computers.

The digital logic fundamentals presented by the COMPUTER LAB can foster a basic understanding of computer technology for the computer career oriented user, or for a user applying computers for the first time. The COMPUTER LAB will also help the math-oriented user understand "new math" concepts, as computer logic operates with binary numbers according to Boolean algebraic laws.

Wiring is easy because of the standard logic symbology used on the front panel and the color coded Patchcords which are easily inserted and removed. An improper circuit will not damage the COMPUTER LAB. The faulty circuit merely "waits" for correction.

Features:
- Transistor—Transistor logic circuitry as used in DIGITAL's PDP computers
- Teaches modern computer logic
- Easy to use: MIL-STD 806 logic symbology on front panel
- Portable: Dimensions of 12½” x 17” x 3⅛”, weighing only 11 lbs.
- Comprehensive Workbook provides:
  — Ten detailed chapters
  — More than 30 experiments
  — Over 200 hours of laboratory study
  — Dozens of tables and diagrams
  — An extensive appendix of supplementary information
- Instructor’s Guide with answers, additional text, extra problems, course plans, at only $5.00
- Low cost: COMPUTER LAB, Workbook and Patchcord set, ready to use $445.00

H500 — $445
INTRODUCTION

The K Series Logic Laboratory is designed for use with K Series Modules. It is a device for building prototype systems for experimentation and proof of logic design as well as an effective tool for learning solid state control logic.

It is excellent for training users in digital logic techniques by enabling an individual to construct logical networks, with a "hands on approach" to learning control systems for Industrial Applications.

The K Series Logic Lab is a completely self contained system consisting of a power supply, photo cell, pulse generator, switch controls, indicators, mounting hardware and a recommended basic complement of logic modules necessary to construct a working system. The system is expandable and can accommodate additional K901 patchboard panels for mounting additional logic modules.

EDUCATION AND TRAINING

As a training device the K Series Logic Lab offers the engineer, technician, and user a step by step approach to building an understanding of various digital logic functions, such as, AND, OR and the operations of NAND and NOR etc. The user has the option of using NEMA or MIL spec symbology when making logic connections. Symbology cards on basic logic modules for use with the K901 patchboard panel are printed with NEMA on one side and MIL SPEC 806 on the reverse side.

BREADBOARDING AND TESTING

The logic laboratory power supply is capable of supplying 5V-DC for about 100 modules. There is no restriction on the size of a system which can be implemented, since additional patchboard panels can be ordered and "K" Logic Laboratories interconnected directly.

There is no substitute for actually building the system and verifying the logic.

Some common uses of the Logic Laboratory are listed below. Many of these are described in detail in the Control Handbook and part III in the 1969 Positive Edition Logic Handbook.

- Timer Sequencers
- Shifter Sequencers
- Parallel Counters
- Pulse Rate Multiplier
- Serial Adder
- Stepping Motors Control
- Pulse Generator
- Annunciator
The K900 is a combination power supply and input control panel. The input devices include a photocell, three push button pulsers and timing components for a K303 clock mounted in a K901 panel. Clock timing components are provided for frequency steps in ranges of 2Hz to 60Hz and 200Hz to 6K Hz. Wiring diagrams for properly connecting the clock are shown in the logic and control handbooks (reference K303). The power supply can drive approximately ten type K901 panels of K series flip chip™ logic. Pulsers consist of a K501 schmitt trigger with a K581 switch filter. Power is supplied by K731, K743 and K732 power supply modules.

**Electrical Characteristics**

Input voltage: Power supply: 115V 50-60 cps  
Output voltage: +5 VDC ± 10%  
Output current: 3 amp

**Mechanical Characteristics**

Panel width: 19”  
Panel height: 5⅜”  
Depth: 12”  
Finish: black  
Power Unit connection: 18/3 AC power cord

---

Power Output connection: Hayman Tab terminals which fit AMP “Faston” receptacle series 250, part 41774 or Type 914 Power Jumpers.

---

K900 — $185
K901 PATCHCORD MOUNTING PANEL

This panel provides up to ten FLIP CHIP modules with power and patch connections. Space between patching sockets allows insertion of logic diagrams. Logic diagrams are printed on all FLIP CHIP module data sheets. More permanent plastic diagrams are available for those modules listed.

PANEL WIDTH: 19 in.
PANEL HEIGHT: 5¾ in.
DEPTH: 6 ½ in. with FLIP CHIP modules inserted

FINISH: Black
POWER INPUT CONNECTIONS: Tabs which fit AMP "Faston" receptacle series 250, part 41774.

911 PATCHCORDS

DEC Type 911 Banana-Jack Patchcords are supplied in color-coded lengths of 2 in. (brown), 4 in. (red), 8 in. (orange), 16 in. (yellow), 32 in. (green), and 64 in. (blue). Patchcords may be stacked to permit multiple connections at any circuit point on the graphic panels of the DEC K901 Mounting Panel. The cords are supplied in snap-lid plastic boxes of ten for handy storage.

K901 — $125
911 — $9/pkg. of 10
The H902 Panel provides facilities for control and observation of the Logic Laboratory. It contains eight indicator lights and a lamp driver module, eight toggle switches and four potentiometers. Connections to these devices are made with Type 911 Stacking Banana-Jack Patchcords.

INDICATORS: Indicators inputs accepts signals of $\pm 5V$ and ground. An open circuit input will light the indicator. If the input is returned to ground, the indicator will not light. The load is 1 mA.

TOGGLE SWITCHES: The toggle switches are single pole, single throw with a logic diagram to show the open and closed positions.

POTENTIOMETERS: The potentiometers are 250,000 ohms. They may be used to control the frequency of delay one-shots or clock circuits in the K901 Mounting Panel.

MECHANICAL CHARACTERISTICS

| PANEL WIDTH: 19 in. |
| PANEL HEIGHT: 5\(\frac{3}{4}\) in. |
| DEPTH: 6\(\frac{1}{2}\) in. |

FINISH: Black  
POWER INPUT CONNECTIONS: Tabs which fit AMP “Faston” receptacle series 250, part 41774.

K902 — $145
This patch panel provides logic power and patch connections for four double-height or eight single height FLIP-CHIP® modules. The panel was designed particularly for K Series double height modules including the interfacing modules (K5xx and K6xx). Two K903 panels cannot however be mounted together on a mounting rack due to socket overhang at the bottom of each K903 panel. Space between patching sockets allows insertion of logic diagrams. Logic diagrams are printed on all FLIP-CHIP® module data sheets. More permanent plastic diagrams are available for those modules listed.

Panel Width: 19 in.
Panel Height: 5\(\frac{3}{4}\) in.
Depth: 6\(\frac{1}{2}\) in. with FLIP-CHIP® modules inserted.

Finish: Black
Power Input Connections: Tabs which fit AMP "Faston" receptacle series 250, part 41774

K903—$155
4913 MOUNTING RACK

The 4913 Mounting Rack provides support for a and up to four K901 Patch-cord Mounting Panels, for a total of up to 40 FLIP CHIP modules ready to be patched together for experiments. It may also be used to mount general purpose mounting panels such as the K943. The power supply must be mounted at the bottom for stability.

Height: 26\(\frac{1}{4}\) in.

Threads for mounting panels: 10-32

914 POWER JUMPERS

For interconnections between power supplies, mounting panels, and logic lab panels, these jumpers use AMP "Faston" receptacles series 250. Specify 914-7 for interconnecting adjacent mounting panels, or 914-19 for other runs of up to 19 inches. 914-7 contains 10 jumpers; 914-19 contains 5.

<table>
<thead>
<tr>
<th>Item</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>4913K</td>
<td>$25</td>
</tr>
<tr>
<td>914-7</td>
<td>$ 4</td>
</tr>
<tr>
<td>914-19</td>
<td>$ 4</td>
</tr>
</tbody>
</table>

324
BASIC EQUIPMENT LISTS

BASIC LOGIC LABORATORY

1-K901 Patchboard panel 125.00
1-K902 Indicator Switch Panel (complete with K683 module) 145.00
1-K900 Power Supply and Control Panel (complete with Power modules) 185.00
1 pair—4913 Mounting Rack 25.00

RECOMMENDED LOGIC MODULES AND PATCHCORDS
FOR USE WITH THE LOGIC LABORATORY

<table>
<thead>
<tr>
<th>Module Code</th>
<th>Description</th>
<th>Unit Price</th>
<th>Total Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>4-K003</td>
<td>Expander</td>
<td>5.00</td>
<td>20.00</td>
</tr>
<tr>
<td>2-K012</td>
<td>Expander</td>
<td>8.00</td>
<td>16.00</td>
</tr>
<tr>
<td>3-K113</td>
<td>Gate</td>
<td>11.00</td>
<td>33.00</td>
</tr>
<tr>
<td>3-K123</td>
<td>Gate</td>
<td>12.00</td>
<td>36.00</td>
</tr>
<tr>
<td>2-K134</td>
<td>Inverter</td>
<td>13.00</td>
<td>26.00</td>
</tr>
<tr>
<td>1-K161</td>
<td>Decoder</td>
<td>25.00</td>
<td>25.00</td>
</tr>
<tr>
<td>1-K174</td>
<td>Comparator</td>
<td>24.00</td>
<td>24.00</td>
</tr>
<tr>
<td>1-K184</td>
<td>Rate Multiplier</td>
<td>25.00</td>
<td>25.00</td>
</tr>
<tr>
<td>2-K202</td>
<td>Flip-flop</td>
<td>27.00</td>
<td>54.00</td>
</tr>
<tr>
<td>1-K206</td>
<td>Flip-flop</td>
<td>20.00</td>
<td>20.00</td>
</tr>
<tr>
<td>2-K210</td>
<td>Counter</td>
<td>27.00</td>
<td>54.00</td>
</tr>
<tr>
<td>1-K220</td>
<td>Up-down Counter</td>
<td>55.00</td>
<td>55.00</td>
</tr>
<tr>
<td>1-K230</td>
<td>Shift Register</td>
<td>40.00</td>
<td>40.00</td>
</tr>
<tr>
<td>1-K303</td>
<td>Timer</td>
<td>27.00</td>
<td>27.00</td>
</tr>
<tr>
<td>1-K323</td>
<td>One shot delay</td>
<td>35.00</td>
<td>35.00</td>
</tr>
<tr>
<td>1-K376*</td>
<td>Timer Control (0.1-3.0 sec)</td>
<td>15.00</td>
<td>15.00</td>
</tr>
<tr>
<td>1-K378*</td>
<td>Timer Control (1.0-30 sec)</td>
<td>15.00</td>
<td>15.00</td>
</tr>
<tr>
<td>1-K373*</td>
<td>Timer Control (20 Hz-600 Hz clock)</td>
<td>11.00</td>
<td>11.00</td>
</tr>
<tr>
<td>1-K522</td>
<td>Sensor Converter</td>
<td>25.00</td>
<td>25.00</td>
</tr>
</tbody>
</table>

4 pks. of 10 patchcords (911-2") 9.00 36.00
5 pks. of 10 patchcords (911-4") 9.00 45.00
2 pks. of 10 patchcords (911-16") 9.00 18.00
1 pkg. of 10 patchcords (911-16") 9.00 9.00
26 symbology cards .25 ea. 6.50

Complete K-Series logic lab with workbook and modules listed — H510 $995.00

Asterisk* denotes symbology cards unavailable. Symbology cards for use with K901 patchboard panel, .25 ea., minimum purchase of $5.00 applies.

IF ADDITIONAL K901 PATCHBOARDS ARE ORDERED:

1-911-4" pkg. of 10 patchcords 9.00
1-911-8" pkg. of 10 patchcords 9.00
1-911-16" pkg. of 10 patchcords 9.00
1-911-32" pkg. of 10 patchcords 9.00

325
K-SERIES INTERFACE MODULES

Recommended logic modules for input/output functions.

AC Input/Output

1-K578  120 VAC Input converter  80.00
1-K614  120 VAC Isolated AC switch  88.00

DC Input/Output

1-K580  Dry Contact Filter  28.00

Listed below are a number of DC output drivers that may be used:

1-K644  DC output Driver  66.00
or
1-K656  DC output Driver  80.00
or

1-K658  DC output Driver  128.00

Each additional K series workbook  5.00

Note: only 3 out of 4 circuits are available when using above 3 modules with the K901 mounting panel.

Reference logic or control handbook for additional module information and selection.

A rear view of the K Series Logic Lab shows how modules are plugged into mounting panels.
**Introduction**

The M Series Logic Lab is a highly versatile unit that can be used successfully at all stages of digital logic design, from training, to experimentation, to systems design, to final system checkout. It can be used to build prototype logic systems or as a tool to test and design actual hardware. Educationally, it provides the designer with a flexible system for experimentation as well as a basic unit for learning the fundamentals of electronic circuitry and logic design.

The Logic Lab’s exceptional training abilities stem mainly from the fact that the student can design and actually construct his logic networks directly on the unit. This provides valuable practical reinforcement of theoretical concepts.

The M Series Logic Lab is designed for use with any Series of DEC modules which uses $\pm 5$ Volts for power.

The M Series Logic Lab is a completely self-contained system, consisting of a power supply, lights, switches, and two racks of connector blocks. The system is expandable and can accommodate an additional rack of connector blocks.

**Education and Training**

As a training device, the M Series Logic Lab offers the user an easy step-by-step way to gain an understanding of various logic functions, such as AND, OR, NAND, NOR, etc. Because this tool is not limited to any one technology, it can be used to study not only TTL but also DTL, ECTL, and other types of logic.

**Breadboarding and Testing**

The Logic Lab power supply can supply $\pm 5$ V dc at 6.5 amps (max.). This supplies sufficient current for systems using all module slots.

The Logic Lab is an effective tool for bridging the gap between paper design and a fully tested, marketable product.

**Console**

The Console consists of a light and a switch panel. The light panel is made up of 80 lights arranged in four rows of 16 lamps and four rows of four lamps. The user can write designations on the panel adjacent to each lamp.

The switch panel has three groupings of switches—16 on/off-type switches, two on/off-type switches, and two pulser-type switches. This switch configuration provides highly versatile control.

**Connector Racks**

The M Series Logic Lab has two 19” racks of low-density H808 connector blocks. Each rack contains eight connector blocks and each connector block has four module slots; therefore, there are 32 module slots per rack for a total of 64 module slots in the standard M Series Logic Lab. One additional rack can be mounted increasing the available module slots to 96. Regardless of how many racks are used, four slots must be dedicated to receiving flexprint cables from the switch and light panels.
Power bussing of pins A2, C2, T1 is also available as a standard item on the rack of connector blocks.

MEMORY AUXILIARY DEVICE—H521 $000
(THIS DEVICE CAN BE USED TO INTERFACE MEMORY TO THE M-LAB)

CABLES

Switch Board (Switches are numbered from right to left)

<table>
<thead>
<tr>
<th>S0-Pin E1</th>
<th>S8-Pin R2</th>
<th>C1-Pin E2</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1-Pin D1</td>
<td>S9-Pin P2</td>
<td>C2-Pin F2</td>
</tr>
<tr>
<td>S2-Pin C1</td>
<td>S10-Pin N2</td>
<td></td>
</tr>
<tr>
<td>S3-Pin B1</td>
<td>S11-Pin M2</td>
<td>P1-Pin A1</td>
</tr>
<tr>
<td>S4-Pin V2</td>
<td>S12-Pin L2</td>
<td>P2-Pin D2</td>
</tr>
<tr>
<td>S5-Pin U2</td>
<td>S13-Pin K2</td>
<td></td>
</tr>
<tr>
<td>S6-Pin T2</td>
<td>S14-Pin J2</td>
<td></td>
</tr>
<tr>
<td>S7-Pin S2</td>
<td>S15-Pin H2</td>
<td></td>
</tr>
</tbody>
</table>

Light Board (Lights are numbered on the indicator panel)

<table>
<thead>
<tr>
<th>A0-Pin CN1</th>
<th>B0-Pin CL1</th>
<th>C0-Pin CD1</th>
<th>D0-Pin CJ1</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1-Pin CP1</td>
<td>B1-Pin CM1</td>
<td>C1-Pin CH1</td>
<td>D1-Pin CF1</td>
</tr>
<tr>
<td>A2-Pin CR1</td>
<td>B2-Pin CS1</td>
<td>C2-Pin CK1</td>
<td>D2-Pin CE1</td>
</tr>
<tr>
<td>A3-Pin CP2</td>
<td>B3-Pin CD2</td>
<td>C3-Pin CU1</td>
<td>D3-Pin CC1</td>
</tr>
<tr>
<td>A4-Pin CV2</td>
<td>B4-Pin CJ2</td>
<td>C4-Pin CV1</td>
<td>D4-Pin CB1</td>
</tr>
<tr>
<td>A5-Pin CN2</td>
<td>B5-Pin CU2</td>
<td>C5-Pin CH2</td>
<td>D5-Pin CA1</td>
</tr>
<tr>
<td>A6-Pin CS2</td>
<td>B6-Pin CL2</td>
<td>C6-Pin BP2</td>
<td>D6-Pin CM2</td>
</tr>
<tr>
<td>A7-Pin CE2</td>
<td>B7-Pin CR2</td>
<td>C7-Pin BJ2</td>
<td>D7-Pin CT2</td>
</tr>
<tr>
<td>A8-Pin CK2</td>
<td>B8-Pin BV2</td>
<td>C8-Pin BU2</td>
<td>D8-Pin CF2</td>
</tr>
<tr>
<td>A9-Pin BF2</td>
<td>B9-Pin BM2</td>
<td>C9-Pin BK2</td>
<td>D9-Pin BN2</td>
</tr>
<tr>
<td>A10-Pin BS2</td>
<td>B10-Pin BL2</td>
<td>C10-Pin BD2</td>
<td>D10-Pin BH2</td>
</tr>
<tr>
<td>A11-Pin BE2</td>
<td>B11-Pin BR2</td>
<td>C11-Pin BA1</td>
<td>D11-Pin BT2</td>
</tr>
<tr>
<td>A12-Pin BP1</td>
<td>B12-Pin BK1</td>
<td>C12-Pin BE1</td>
<td>D12-Pin BD1</td>
</tr>
<tr>
<td>A13-Pin BL1</td>
<td>B13-Pin BF1</td>
<td>C13-Pin BN1</td>
<td>D13-Pin BC1</td>
</tr>
<tr>
<td>A14-Pin BJ1</td>
<td>B14-Pin BH1</td>
<td>C14-Pin BM1</td>
<td>D14-Pin BB1</td>
</tr>
<tr>
<td>A15-Pin BV1</td>
<td>B15-Pin BU1</td>
<td>C15-Pin BR1</td>
<td>D15-Pin BS1</td>
</tr>
</tbody>
</table>

E0-Pin AA1 | F0-Pin AC1 | G0-Pin AB1 | H0-Pin AD1 |
| E1-Pin AN1 | F1-Pin AM1 | G1-Pin AL1 | H1-Pin AE1 |
| E2-Pin AR1 | F2-Pin AU1 | G2-Pin AK1 | H2-Pin AF1 |
| E3-Pin AP1 | F3-Pin AS1 | G3-Pin AJ1 | H3-Pin AH1 |

H520-A (240v./50Hz) ALSO AVAILABLE

---

M Series Logic Lab H520—$995

328
Testing K Series modules
K Series
Control Logic Modules

K Series modules were designed to be used in control applications. Their unique characteristics of slow speed (100 KHz maximum) and high noise immunity make them ideal for many industrial applications. Some K Series modules are compatible with the M Series line previously described. In the following pages a brief summary will be made of each K Series module.

Further information on all K Series modules may be obtained from Digital's CONTROL HANDBOOK
COMBINING K WITH M-SERIES MODULES
There are several types of applications in which a combination of M and K Series modules is better than either one alone, such as interfacing a K Series system to a computer or interfacing an M Series system to electro-mechanical devices. Here are the things to consider and recommended designs for both pulses and levels in each direction.

TIMING
Timing considerations are important, but unfortunately are not reducible to simple rules: as in any other logic design task, interfacing K with M Series modules requires adherence to all timing constraints of the output device, the input device, and the logic loops (if any) as a whole. As a minimum, M Series signal driving K Series circuits must last long enough (at least 4 microseconds even if no propagation within the K Series is required) so that the K Series will not reject it as if it were noise; and as a minimum, K Series signals driving M Series circuits must be received by M Series inputs that will not be confused by ultra-slow risetimes.

K TO M SERIES LEVELS

![Diagram of K to M Series Level Converter]

K TO M- SERIES LEVEL CONVERTER
Note: Total lead length connected to input of first M Series gate should be less than 6 inches, to minimize any tendency toward oscillation while active region is being traversed. Do not use slowed K Series levels. If noise still gets through, a .001 capacitor from M Series input pin to ground can be added.

M TO K SERIES LEVELS

1. Diode gate inputs (K113, K123, etc.) and drivers with flexprint cables (K604, K644, K671) may be paralleled freely with M Series inputs.

2. M Series outputs should not be paralleled (wired AND) with K Series outputs.

3. K303 inputs, K220, K230 readin gate inputs, and K135 and K161 inhibit inputs require the full 5 Volt K Series swing, and normally should not be paralleled with M Series inputs. Also in this category are clear inputs to K202, K210, K220, and K230. M Series gate outputs will rise all the way to ±5V if no M Series inputs are paralleled with these points, except the K161 inhibit input.

4. Other K Series inputs generally may be driven directly, but in some cases heavy capacitive loading will slow the transitions.
K TO M SERIES PULSES

Note: Same input restrictions as K to M Series level converter. M113 may be replaced by M602 circuit if desired.

M TO K SERIES PULSES

Use a type M302 delay multivibrator set for at least 5 $\mu$sec (capacitor pins H1-L2 or S1-S2). Observe same restrictions on K Series inputs to be driven as listed above under “M to K Series levels.”

Loading
Driving M from K Series modules, each risetime-insensitive input should be regarded as a 2ma K Series load, and K Series inputs may be freely mixed with M Series inputs up to the total K Series fanout of 15 milliamperes. M Series inputs could be regarded as 1.6 mA each if more complicated rules and qualifications concerning use with K303 timers and reduction in low-output noise rejection were established, but the 2 mA equivalence is simpler and safer.
Driving K from M Series, each milliampere of K Series load should be regarded as one M Series unit load.

For computer interfacing and other M-Series applications where K Series is used as a buffer to keep noise in the external environment from reaching high-speed logic, beware of long wires between the M and K Series portions. For full noise protection, all signal leads penetrating the noisy environment normally must have K-series modules at both ends. EIA converters (K596, K696) or lamp drivers may offer a helpful increase in signal amplitude or decrease in allowable line impedance for long data links. In any case, use all the slowdown connections or slant capacitors that the required data rates permit.
GATE EXPANDERS
K003, K012, K026, K028

K003 — AND Expander: three triple input expanders which may be connected to the AND expansion node of any K Series module.

AND/OR Expander's: three dual input AND gates which may be connected to the OR expansion node of any K Series module.

K012 — OR Expander: three four input OR expanders which may be connected to the OR expansion node of any K Series module.

K026 — AND/OR Expander: three sets of dual input AND gates which are OR'ed into an OR expander gate. The resulting OR'ed output may then be connected to the OR expansion node of any K Series module.

K028 — AND/OR Expander: eight dual input AND gates which are OR'ed into an OR expander gate. The resulting OR'ed output may then be connected to the OR expansion node of any K Series module.

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>K003</td>
<td>$5</td>
<td>K012</td>
<td>$8</td>
</tr>
<tr>
<td>K026</td>
<td>$8</td>
<td>K028</td>
<td>$8</td>
</tr>
</tbody>
</table>

K080 — Connector cable: Single height module on which can be mounted a 19 conductor cable. Cable clamp included.

<p>| |</p>
<table>
<thead>
<tr>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>K080</td>
</tr>
</tbody>
</table>

LOGIC GATES
K112, K113, K122, K123, K124

K112 — Inverting Gate: three dual input gates which perform the NAND function. Both AND and OR expansion connections are available. Maximum speed 1 kHz with provisions on one circuit for slowdown to 50 Hz.

K113 — Inverting Gate: three dual input gates which perform the NAND function. Both AND and OR expansion connections are available. Maximum speed 100 kHz with provisions on one circuit for slowdown to 5 kHz.
K122 — Noninverting Gate: three dual input gates which perform the AND function. AND and OR expansion nodes provided. Maximum speed of 1 kHz with provisions on one circuit for slowdown to 50 Hz.

K123 — Noninverting Gate: three dual input gates which perform the AND function. AND and OR expansion nodes are provided. Maximum speed of 100 kHz with provisions on one circuit for slowdown to 5 kHz.

K124 — AND/OR Gate: two circuits where two dual input AND gates are ORed together. This module provides a convenient method of implementing exclusive OR's, control flip-flops, and two term boolean "OR" equations. It is not expandable.

<table>
<thead>
<tr>
<th>K112</th>
<th>$12</th>
</tr>
</thead>
<tbody>
<tr>
<td>K113</td>
<td>$11</td>
</tr>
<tr>
<td>K122</td>
<td>$13</td>
</tr>
<tr>
<td>K123</td>
<td>$12</td>
</tr>
<tr>
<td>K124</td>
<td>$14</td>
</tr>
</tbody>
</table>

**INVERTERS**

**K SERIES**

K134, K135, K138

K134 — Inverting Gate: four inverting gates with a common enable input. These gates may only be AND expanded.

K135 — Inverting Gate: four inverting gates with a common enable input. These gates may only be OR expanded.

K138 — Inverting Gate: eight inverter circuits each having a single input and output.

<table>
<thead>
<tr>
<th>K134</th>
<th>$13</th>
</tr>
</thead>
<tbody>
<tr>
<td>K135</td>
<td>$13</td>
</tr>
<tr>
<td>K138</td>
<td>$24</td>
</tr>
</tbody>
</table>

K161 — Binary to Octal Decoder: Takes a three bit binary number and produces one out of eight lines high.

| K161 | $25 |

K171 — Equality Comparator: four bit equality comparator whose expansion output is high if the two numbers being compared are equal.

| K171 | $13 |
K174 — Digital Comparator: This module makes a numerical comparison between two binary numbers and tells which of the two quantities is larger.

K184 — Rate Multiplier: Module emits a pulse train at an average rate equal to the product of counter and binary fraction inputs.

| FLIP-FLOPS | K SERIES |
| K201, K202, K206 | 

K201 — Flip-Flop: dual set-reset flip-flops for low speed (1 KHz maximum) operation in highly noisy surroundings.

K202 — Flip-Flop: two D type flip-flops whose outputs go to the state of their data inputs when their clock inputs fall from high to low.

K206 — Flip-Flop Register: four set-reset flip-flops with a common read-in enable and direct clear input.

| K201 | $39 |
| K202 | $27 |
| K206 | $20 |

| COUNTERS | K SERIES |
| K210, K211, K220, K230, K271, K273, K281, K282 | 

K210 — Counter: a four bit binary or BCD up counter. With expansion gates, it can be connected to count anywhere from 2 to 16.

K211 — Programable Divider: a binary counter which can be wired to produce a high to low output transition after any number of input cycles from 2 to 16.

K220 — UP/DOWN Counter: a binary or BCD UP/DOWN Counter which can be parallel loaded.

K230 — Shift Register: a four bit shift register which can be parallel loaded.
K265 — Reed Relay Driver: Special module which provides input buffers and mounting capabilities for 5 customer mounted reed relays.

K265 — $25

K271 — Set-Reset Retentive Memory: a magnetically latched mercury wetted contact relay flip-flop which can follow important data in a system and retain that data should a power failure occur.

K273 — Retentive Memory: three magnetically latched mercury wetted contact relays which can follow 3 bits of information, and retain that data should a power failure occur.

K281 — Fixed Memory: diode matrix which can code eight four-bit words.

K282 — Diode Memory: diode matrix which can code eight, 16-bit words.

K210 — $27
K211 — $20
K220 — $55
K230 — $40
K271 — $40
K273 — $85
K281 — $10
K282 — $40

TIMERS
K301, K303, K323, K333, K371, K373, K374, K375, K376, K378

K301 — Basic Timer: timer circuit which can provide delays ranging from 10 microseconds to 30 seconds. It may be used as an OFF delay, or ONE shot.

K303 — Timer: three delay circuits which provide delays from 10 microseconds to 30 seconds. Delay circuits may be connected to form clocks, with frequency ranges between 2Hz and 6KHz.

K323 — One Shot: three one shot circuits which convert an input transition (high to low) to an output pulse from 10 microseconds to 30 seconds.

K333 — Pulser: three pulse circuits which produce pulse widths above 10 microseconds. Pulse widths can be varied by adding capacitance to connections provided.

K371 — Timer Controls: Full complement of timing component boards which bolt directly on timing
modules. These timing component boards contain calibrated controls for setting the time required.

<table>
<thead>
<tr>
<th>K301</th>
<th>$15</th>
</tr>
</thead>
<tbody>
<tr>
<td>K303</td>
<td>$27</td>
</tr>
<tr>
<td>K323</td>
<td>$35</td>
</tr>
<tr>
<td>K333</td>
<td>$23</td>
</tr>
<tr>
<td>K371</td>
<td>$11</td>
</tr>
<tr>
<td>K373</td>
<td>$11</td>
</tr>
<tr>
<td>K374</td>
<td>$15</td>
</tr>
<tr>
<td>K375</td>
<td>$11</td>
</tr>
<tr>
<td>K376</td>
<td>$15</td>
</tr>
<tr>
<td>K378</td>
<td>$15</td>
</tr>
</tbody>
</table>

**MANUAL CONTROLS**  
**K410, K420, K422, K424, K432**  

**K SERIES**

K410 — Indicator Lights: five indicator lights which can be used to monitor logic level outputs.

K415 — Nixie Display: Side-viewing Nixie with right and left decimal points and numerals 0-9. Accepts BCD input and needs only a 12.6 Volt supply.

| K415  | $46 |

K420 — Switches: three manual switches with built in switch filters.

K422 — Thumbwheel Encoders: dual 10 position thumbwheels with circuitry to produce BCD outputs.

K424 — Thumbwheel Decoders: dual 10 position thumbwheels with circuitry to detect any BCD digit.

K432 — Timer Controls: various timing components to be used with K3XX Series modules.

<table>
<thead>
<tr>
<th>K410</th>
<th>$18</th>
</tr>
</thead>
<tbody>
<tr>
<td>K420</td>
<td>$33</td>
</tr>
<tr>
<td>K422</td>
<td>$27</td>
</tr>
<tr>
<td>K424</td>
<td>$27</td>
</tr>
<tr>
<td>K432</td>
<td>$33</td>
</tr>
</tbody>
</table>
INPUT CONVERTERS
K501, K508, K522, K524, K531, K578, K580, K581, K596

K501 — Schmitt Triggers: four circuits which may be connected to noisy signal sources to prevent false triggering. Built in hysteresis and slowed outputs insure reliable operation.

K508 — AC Input Converter: operating through a K716 interface block, this module converts 120 VAC input voltages to logic levels.

K522 — Sensor Converters: two comparator circuits which convert resistance changes and small voltage variations to logic levels.

K524 — Sensor Converters: four comparator circuits which convert resistance changes and small voltage variations to logic levels.

K531 — Quadrature Decoder: quadrature decoder that provides the proper direction and count controls for a K220 UP/DOWN counter register.

K578 — 120 VAC Input Converter: eight circuits which convert 120 VAC inputs to logic levels. The inputs to the converter are through transformers which provide sufficient reactive load to keep contacts clean.

K580, K581 — Dry Contact Filters: these filters are used with wiping type switches and provide a voltage divider to convert high DC voltages to logic levels.

K596 — EIA Input Converter: transforms any bipolar input signal with amplitudes between ±3 Volts and ±25 Volts into standard K Series or M Series logic signals.

<table>
<thead>
<tr>
<th>Model</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>K501</td>
<td>$25</td>
</tr>
<tr>
<td>K508</td>
<td>$44</td>
</tr>
<tr>
<td>K522</td>
<td>$25</td>
</tr>
<tr>
<td>K524</td>
<td>$98</td>
</tr>
<tr>
<td>K531</td>
<td>$70</td>
</tr>
<tr>
<td>K578</td>
<td>$80</td>
</tr>
<tr>
<td>K580</td>
<td>$28</td>
</tr>
<tr>
<td>K581</td>
<td>$20</td>
</tr>
<tr>
<td>K596</td>
<td>$20</td>
</tr>
</tbody>
</table>

OUTPUT CONVERTERS
K604, K614, K615, K644, K656, K658, K671, K681, K683, K696

K604 — Isolated AC Switch: four switching circuits, which allow logic levels to control AC devices, such as, solenoids, AC valves, small motors, and motor starters. Each switch can handle 250 Volt amperes.
K614 — Isolated AC Switch: four switching circuits which allow logic levels to control AC devices, such as, solenoids, AC valves, small motors, and motor starters. Each switch can handle 500 Volt amperes.

K615 — Isolated AC Switch: four switching circuits which allow logic levels to control AC devices, such as, solenoids, AC valves, small motors, and motor starters. Each switch is rated at 500 VA and provides a fail-safe against accidental removal of modules or cut wires that connect directly to the AC switch input.

K644 — DC Driver: four switching circuits used to switch stepping motors, DC solenoids and similar devices rated up to 2.5 amperes at 48 Volts.

K650 — DC Driver: four switching circuits used to switch DC loads rated up to 1 ampere at up to 55 Volts.

K652 — DC Driver: four switching circuits used to switch DC loads rated up to 2.5 amperes at up to 55 Volts.

K656 — DC Driver: four switching circuits used to switch stepping motors, DC solenoids and similar devices rated up to 1 ampere at 250 Volts.

K658 — DC Driver: four switching circuits used to switch stepping motors, DC solenoids, and similar devices rated up to 4 amperes at 125 Volts.

K671 — Decimal Decoder and NIXI Display: contains a side viewing Burroughs type nixi glow tube, and a decimal decoder. One K771 power supply is needed for each 6 nixi displays.

K681 and K683 — Lamp Drivers: eight circuit modules which can drive external resistive and inductive loads. They are used primarily to drive incandescent lamps.

K696 — EIA Output Converter: six bipolar non-inverting driver circuits which convert standard logic levels to either American EIA or European CCITT signals for data transmission.

| K604 — $110 | K655 — $ 80 |
| K614 — $ 88 | K658 — $128 |
| K615 — $ 92 | K671 — $ 55 |
| K644 — $ 66 | K681 — $ 15 |
| K650 — $ 40 | K683 — $ 30 |
| K652 — $ 50 | K696 — $ 44 |

INTERFACE HARDWARE
K716, K724

K716 — Interface Block: interconnection interface for those K-Series modules that communicate with external equipment. External field wiring terminates at a 24-terminal screw connection block that accepts plain stripped wire up to 14 gauge.
K724 — Interface Shell: shell which provides the connectors and mechanical support for self-contained interface modules, K578, K604, K614, K615, K656 and K658.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>K716</td>
<td>$75</td>
</tr>
<tr>
<td>K724</td>
<td>$55</td>
</tr>
</tbody>
</table>

**POWER**

**K730, K731, K732, K741, K743**

K730 — General Purpose Module: the K730 can be used with any +5 VDC power supply to generate the turn on and power OK signals. It also rectifies 12.6 VDC to approximately 16 VDC and 10 VDC.

K731 — Source Module: supplies +5 VDC power to pin A of all K Series modules and provides several specialized once-per-system control functions.

K732 — Slave Regulator: this module is normally tied to pins of a K731 source. For each unit of current emitted by the K731 the K732 emits two. Up to three K732 slaves can be controlled by a single K731 for a total system current of 7 amperes.

K741 and K743 — Power Transformers: these hash-filtered, 50/60 Hz transformers supply K731 source and K732 Slave Regulator modules. The K743 also provides an auxiliary 12 VAC winding for use with K902, K508, K681, K683 and K730 modules.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>K730</td>
<td>$19</td>
</tr>
<tr>
<td>K731</td>
<td>$30</td>
</tr>
<tr>
<td>K732</td>
<td>$27</td>
</tr>
<tr>
<td>K741</td>
<td>$30</td>
</tr>
<tr>
<td>K743</td>
<td>$45</td>
</tr>
</tbody>
</table>

K771 — Display Supply: the K771 supplies power and a convenient two screw mounting for up to six K671 display tubes.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>K771</td>
<td>$35</td>
</tr>
</tbody>
</table>

K782 and K784 — Terminals: these modules offer an alternative to the K716 for obtaining field wiring connections in K Series systems. The K782 has straight-through connections for use with K508, K524, or K644 modules. The K784 includes 60 V clamp diodes for protection of K681 or K683 modules driving inductive loads.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>K782</td>
<td>$12</td>
</tr>
<tr>
<td>K784</td>
<td>$17</td>
</tr>
</tbody>
</table>
K791 — Test Probe: pocket test probe contains two pulse-stretching lamp drivers for visual indication of both transient and steady-state conditions.

\[ \text{K791 — $40} \]

K900 — Control Panel — Power Supply: Combination power supply and input, control panel for K Series Logic Laboratory.

\[ \text{K900 — $185} \]

K901 — Patch Board Panel: K Series Logic Laboratory panel that provides up to ten single height FLIP CHIP modules with logic power and patch connections.

\[ \text{K901 — $125} \]

K902 — Indicator Switch Panel: This panel provides facilities for control and observation of the Logic Laboratory.

\[ \text{K902 — $145} \]

K903 — Patch Panel Board: K Series Logic Laboratory panel that provides logic power and patch connections for four double height or eight single height FLIP CHIP modules.

\[ \text{K903 — $155} \]

K940 and K941 — Mounting Hardware: K940 is a mounting support that attaches to the enclosure. K941 is a removable bracket that mounts up to four H800 connector blocks.

\[ \text{K940 — $4} \]
\[ \text{K941 — $6} \]

K943-R- and K943-S-19” Mounting Panel: these 19” panels have sixty-four 18 pin connector sockets with either wire-wrap (R) or solder fork (S) contact pins.

\[ \text{K943-R — $96} \]
\[ \text{K943-S — $96} \]
K950 — Modular Panel Hardware: the K950 provides a convenient way to build control panels containing lights, toggle and push button switches, timer controls and thumbwheel switches. The lower connector half of the control modules, K410, K420, K422, and K432 are plugged into the upper connectors across a K943 mounting panel and the manual controls protrude through the K950 panel frame.

K950 — $39

K980 — End Plates: pair of plates for supporting 1907 cover to hold modules in K943 panel under shock and vibration.

K980 — $6

K982 — Mounting Panel: the K982 is a predrilled 19” mounting panel on which can be mounted up to three separate power transformers (K741 or K743).

K982 — $10

K990 — Timer Component Board: the K990 is a predrilled etched module for mounting up to six RC networks for K301, K303 or K323 timer controls.

K990 — $4
DEC has more than 1.5 million square feet of manufacturing space. This view shows a portion of a module assembly area.
About Digital Equipment Corporation

In a little over a decade, Digital Equipment Corporation has grown from three employees and one floor of production space in a converted woolen mill, to a major international corporation. DEC now employs more than 5500. Our products are manufactured in several plants, and are sold and serviced from customer support centers in the United States, Canada, Japan, Australia and seven European countries.

We produce a wide variety of computer and control products ranging from logic modules to large time sharing computer systems. In addition to those logic modules and associated equipment detailed in this handbook, DEC also manufactures 12-, 16-, 18- and 36-bit computers, peripheral devices, special systems, accessories, programmable controllers and a wide variety of software.

DEC first began manufacturing computer-related equipment in 1957 when we introduced a line of solid state logic modules. These were initially used to test and build other manufacturers' electronic equipment. The logic module product lines have been continually broadened, and DEC now ranks as the world's largest manufacturing supplier of digital logic modules, producing more than three million per year.

345
Our first computer, the PDP-1 was introduced a decade ago, selling for $120,000 while competitive machines were priced over $1 million. Ever since the PDP-1, DEC has specialized in on-line, real-time computers.

The PDP-5, introduced in 1963, was the first truly small computer. The PDP-8 series, the PDP-5 successor announced in 1965, is one of the most popular and successful families of computers ever produced.

DEC is a leading force in small computers, but it also has been a pacesetter in other parts of the industry. For example, one of the first time sharing systems ever built incorporated a PDP-1. DEC introduced the first large-scale, commercially available time sharing system in 1965—the PDP-6. Its successor, the PDP-10, can do more at a price well under $1 million than competitive systems costing several times as much.

With more than 12,000 computers now installed, DEC is the second largest manufacturer in terms of installations.

In industry, DEC computers provide engineers with a powerful control and testing tool. They control blast furnaces and open hearths, monitor slab mills and finishing mills, and control and monitor a variety of machine tools, transfer and material handling equipment. DEC computers assisted in the analysis of lunar rock samples, guided the SS MANHATTAN as she sailed the Northwest Passage, and are being used in testing the Boeing 747 jumbo jet, and the Anglo-French Concorde supersonic airplane.

In science, our computers have cut the researchers experiment time with direct, on-line data reduction. DEC computers control and monitor powerful nuclear reactors, control X-ray diffractometers, and analyze nuclear spectroscopy data. They are used extensively in environmental research and pollution control.

In virtually all DEC computer installations, DEC solid state logic is used for interfacing or control application.

**GENERAL INFORMATION**

**FINANCIAL RESULTS**

<table>
<thead>
<tr>
<th>Total Sales (in millions)</th>
<th>Net Income (in millions)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1970</td>
<td>$ 135.4</td>
</tr>
<tr>
<td>1969</td>
<td>$ 91.2</td>
</tr>
<tr>
<td>1968</td>
<td>$ 57.3</td>
</tr>
<tr>
<td>1967</td>
<td>$ 38.8</td>
</tr>
<tr>
<td>1966</td>
<td>$ 22.7</td>
</tr>
</tbody>
</table>

**MAIN PLANT & CORPORATE HEADQUARTERS:**

146 Main Street, Maynard, Massachusetts
(617) 897-5111

1,000,000 square feet
OTHER MANUFACTURING FACILITIES

<table>
<thead>
<tr>
<th>Location</th>
<th>Square Feet</th>
</tr>
</thead>
<tbody>
<tr>
<td>Carleton Place, Ont., Canada</td>
<td>40,000 square feet</td>
</tr>
<tr>
<td>Leominster, Mass.</td>
<td>60,000 square feet</td>
</tr>
<tr>
<td>Reading, England</td>
<td>25,000 square feet</td>
</tr>
<tr>
<td>San German, Puerto Rico</td>
<td>58,000 square feet</td>
</tr>
<tr>
<td>Westfield, Mass.</td>
<td>260,000 square feet</td>
</tr>
<tr>
<td>Westminster, Mass.</td>
<td>260,000 square feet</td>
</tr>
</tbody>
</table>

TOTAL EMPLOYEES 5,900

<table>
<thead>
<tr>
<th>Department</th>
<th>Employees</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sales, Service and Support</td>
<td>1,400</td>
</tr>
<tr>
<td>Manufacturing</td>
<td>2,700</td>
</tr>
<tr>
<td>Engineering, Marketing, Programming</td>
<td>600</td>
</tr>
<tr>
<td>General and Administrative</td>
<td>1,200</td>
</tr>
</tbody>
</table>
GENERAL DESCRIPTIONS OF DEC PRODUCTS
(Excluding those discussed in this Handbook)

COMPUTERS

PDP-8/E The all new, lower cost successor to the PDP-8/I and PDP-8/L. It is the outgrowth of the largest concentration of minicomputer engineering, programming and user expertise in the world. Among the PDP-8/E features are: a unique internal bus system called OMNIBUS™, which allows the user to plug memory and processor options into any available slot location; the availability of 256 words of read only or read/write memory; a 1.2 micro-second memory cycle time; the use of TTL integrated circuitry with medium scale integration; expansion to 32,768 12-bit words; low cost mass storage expansion with DECdisk or DECtlape.

PDP-11 An expandable general purpose computer with 4,096 basic words of standard core memory, each word 16 bits in length. Memory cycle time is 1.2 microseconds. Machine uses integrated circuitry and has some medium-scale integration in central processor.

PDP-12 Laboratory computer system capable of executing PDP-8 and LINC-8 programs. It has basic 4,096-word core memory. Each word is 12 bits in length. Basic laboratory system includes interactive graphics capability, magnetic tape storage, A/D converter, and pre-wired, real-time clock.


PDP-10 General purpose large computer with basic memory of 8,192 (36-bit) words, expandable to 262,144. Will handle up to 63 time-sharing users simultaneously with batch and real-time jobs at the same time.

COMPUTER-BASED SYSTEMS

The following describes a sample of some of the hardware/software application systems available from DEC.

INDAC-8 Small computer-based system for industrial data acquisition, process control, data logging, process monitoring and quality testing, uses simplified language designed for engineers, not programmers.

680/I Small computer-based data communications system built around PDP-8 family computers. It concentrates up to 128 teleprinter grade lines into one or more medium speed channels, drastically reducing the charges for telephone lines.

LAB-8 Small computer-based data signal averaging system, used in biomedical, chemistry, and physics laboratories. Includes software for other functions.

TSS-8 Small computer-based general purpose time-sharing system designed to accommodate up to 16 users with a variety of software for many tasks.

TYPESET-8 Small computer-based system for setting type, producing punched tape containing all hyphenation, justification and format commands needed to set 12,000 lines of copy per hour.

GLC-8 Small computer-based gas liquid chromatography system that will service 20 or more gas chromatographs simultaneously. It reduces and analyzes data accurately, repetitively and economically.
CLINICAL-LAB-12 Real-time, on-line multiterminal small computer system designed to provide the clinical laboratory with an economical means of data collection, data reduction, and analysis.

EDUCATIONAL SYSTEMS These systems include computer and a variety of applications software. In the group are single language time-sharing systems and hardware/software calculator replacements.

DISPLAYS A variety of displays are available for all applications where the speed and flexibility of graphic communications increase system efficiency.

SPECIAL SYSTEMS DEC's special systems group custom builds hardware and software systems for special applications.

SOFTWARE A comprehensive line of software is available with DEC's hardware. Assemblers, debugging routines, editors, monitors, floating point packages and mathematical routines, diagnostic programs, are made available. DEC has also developed such conversational, interpretive languages as: FOCAL®, an on-line language used as a tool by students, engineers and scientists in solving a wide variety of numerical problems; and DIBOL®, a business-oriented computer language designed to bring the speed and power of PDP-8 family computers to small- and medium-size business establishments.

OPTIONS & PERIPHERALS Analog/Digital converters, display and plotting equipment, drums and disks, magnetic tape equipment, card equipment, line printers, and many others.

SUPPLIES Power supplies, cabinetry, mounting hardware, tape, tape reels, storage racks, teletype ribbon and paper.

CONTROL PRODUCTS In 1969 Digital formed the Control Products Group to focus attention on meeting the needs for advanced control systems for industry and other applications. Its organization is such that it provides the most effective use of Digital's resources in developing new products and application techniques necessary to achieve this goal. We suggest you obtain a Digital CONTROL HANDBOOK for more detailed explanation of the Control Products line. The line includes:

PDP-14 and PDP-14/L Programmable Controllers; Quickpoint-8, a system for preparing numerical control tape; MINI-DNC, a computer-based system for direct numerical control of machines. In addition, all the products described in this handbook, and the services of a Control Systems group are available through the Control Products Group.
WARRANTY

WARRANTY 1—B, R, W, M, K, AND A MODULES — All B, R, W, M, K, and A modules as shown in the Logic Handbook and Control Handbook, as revised from time to time, are warranted against defects in workmanship and material under normal use and service for a period of ten years from date of shipment providing parts are available. DEC will repair or replace, at DEC's option, any B, R, W, M, K, or A module found to be defective in workmanship or material within ten years of shipment for a handling charge of $5.00 or 10 per cent of list price per unit, whichever is higher. Handling charges will be applicable from one year after delivery.

WARRANTY 2—SYSTEM MODULES, LABORATORY MODULES, HIGH CURRENT PULSE EQUIPMENT, G, S, H, AND NON-CATALOG FLIP-CHIP MODULES — All items referenced are warranted against defects in workmanship and material under normal use and service for a period of one year from date of shipment. DEC will repair or replace, at DEC's option, any of the above items found to be defective in workmanship or material within one year of shipment. Repair charges will be applicable from one year after delivery with repair charges varying depending on the complexity of the circuit.

The Module Warranty outside the continental U.S.A. is limited to repair of the module and excludes shipping, customer's clearance or any other charges.

Modules must be returned prepaid to DEC. Transportation charges covering the return of the repaired modules shall be paid by DEC except as indicated in previous paragraph, and will be made on a UPS basis, where available, or Parcel Post insured. Premium methods of shipment are available at customer's expense and will be used only when requested. If DEC selects the carrier, DEC will not thereby assume any liability in connection with the shipment nor shall the carrier be in any way construed to be the agent of DEC. Please ship all units to:

Digital Equipment Corporation  
Module Marketing Services  
Repair Division  
146 Main Street  
Maynard, Mass. 01754

No module will be accepted for credit or exchange without the prior written approval of DEC, plus proper Return Authorization Number (RA#).

All shipments are F.O.B. Maynard, Massachusetts, and prices do not include state or local taxes. Prices and specifications are subject to change without notice.

DISCOUNT SCHEDULE

<table>
<thead>
<tr>
<th>Aggregate List Price</th>
<th>Applicable Discount</th>
</tr>
</thead>
<tbody>
<tr>
<td>$ 5,000 - 9,999</td>
<td>3%</td>
</tr>
<tr>
<td>10,000 - 19,999</td>
<td>5%</td>
</tr>
<tr>
<td>20,000 - 49,999</td>
<td>10%</td>
</tr>
<tr>
<td>50,000 - 99,999</td>
<td>15%</td>
</tr>
<tr>
<td>100,000 - 249,999</td>
<td>18%</td>
</tr>
<tr>
<td>250,000 - 499,999</td>
<td>20%</td>
</tr>
<tr>
<td>500,000 - 999,999</td>
<td>22%</td>
</tr>
<tr>
<td>1,000,000 - AND OVER</td>
<td>25%</td>
</tr>
</tbody>
</table>

Discounts apply to any combination of FLIP CHIP Modules.

See separate cabinet discount schedule on page 247.
## PRODUCT LIST

<table>
<thead>
<tr>
<th>Model #</th>
<th>Title</th>
<th>+5V Current in mA (max.)</th>
<th>Board Size</th>
<th>No. Slots</th>
<th>Price</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>782</td>
<td>Power Supply</td>
<td></td>
<td></td>
<td></td>
<td>$128.00</td>
<td>225</td>
</tr>
<tr>
<td>782-A</td>
<td>Power Supply</td>
<td></td>
<td></td>
<td></td>
<td>148.00</td>
<td>225</td>
</tr>
<tr>
<td>911</td>
<td>Patchcords (pkg/10)</td>
<td></td>
<td></td>
<td></td>
<td>9.00</td>
<td>321</td>
</tr>
<tr>
<td>914-7</td>
<td>Power Jumpers (pkg/10)</td>
<td></td>
<td></td>
<td></td>
<td>4.00</td>
<td>235, 324</td>
</tr>
<tr>
<td>914-19</td>
<td>Power Jumpers (pkg/10)</td>
<td></td>
<td></td>
<td></td>
<td>4.00</td>
<td>235, 324</td>
</tr>
<tr>
<td>915</td>
<td>Patchcords (pkg/100)</td>
<td></td>
<td></td>
<td></td>
<td>33.00</td>
<td>235</td>
</tr>
<tr>
<td>917</td>
<td>Daisy Chain</td>
<td></td>
<td></td>
<td></td>
<td>50.00</td>
<td>327</td>
</tr>
<tr>
<td>932</td>
<td>Bus Strip</td>
<td></td>
<td></td>
<td></td>
<td>0.60</td>
<td>324</td>
</tr>
<tr>
<td>933</td>
<td>Bus Strip</td>
<td></td>
<td></td>
<td></td>
<td>1.00</td>
<td>234</td>
</tr>
<tr>
<td>934</td>
<td>Wire Wrapping Wire</td>
<td></td>
<td></td>
<td></td>
<td>50.00</td>
<td>234</td>
</tr>
<tr>
<td>935</td>
<td>Wire Wrapping Wire</td>
<td></td>
<td></td>
<td></td>
<td>60.00</td>
<td>234</td>
</tr>
<tr>
<td>936</td>
<td>19 Conductor Ribbon Cable</td>
<td></td>
<td></td>
<td></td>
<td>0.60</td>
<td>234</td>
</tr>
<tr>
<td>939</td>
<td>Bus Strip</td>
<td></td>
<td></td>
<td></td>
<td>1.00</td>
<td>234</td>
</tr>
<tr>
<td>1907</td>
<td>Panel Cover</td>
<td></td>
<td></td>
<td></td>
<td>9.00</td>
<td>234</td>
</tr>
<tr>
<td>1943</td>
<td>Mounting Panel</td>
<td>F-B 111.00 215</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>W-B 111.00 215</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>F-B-P 121.00 215</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>W-B-P 121.00 215</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>F-M 132.00 215</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>W-M 132.00 215</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>F-M-P 142.00 215</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>W-M-P 142.00 215</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1945-19</td>
<td>Hold Down Bar</td>
<td></td>
<td></td>
<td></td>
<td>15.00</td>
<td>212</td>
</tr>
<tr>
<td>4913-K</td>
<td>Mounting Racks</td>
<td></td>
<td></td>
<td></td>
<td>25.00</td>
<td>324</td>
</tr>
<tr>
<td>74-06782</td>
<td>Kickplate</td>
<td></td>
<td></td>
<td></td>
<td>5.50</td>
<td>253</td>
</tr>
<tr>
<td>74-06793</td>
<td>Kickplate</td>
<td></td>
<td></td>
<td></td>
<td>8.00</td>
<td>253</td>
</tr>
<tr>
<td>A123</td>
<td>Positive Logic Multiplexer</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A160</td>
<td>High Impedance Multiplexer Expander</td>
<td>§ SDD 4</td>
<td>250.00</td>
<td>260</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A161</td>
<td>High Impedance Multiplexer with Output Buffer</td>
<td>§ SDD 4</td>
<td>375.00</td>
<td>262</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A162</td>
<td>High Impedance Multiplexer with Decoder</td>
<td>§ SDD 4</td>
<td>270.00</td>
<td>264</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A163</td>
<td>High Impedance Multiplexer with Decoder &amp; Buffer</td>
<td>§ SDD 4</td>
<td>395.00</td>
<td>266</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A164</td>
<td>8 Channel Constant Impedance</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*New Modules

§ Refer to individual module data for additional power requirements.
<table>
<thead>
<tr>
<th>Model</th>
<th>Title</th>
<th>5V Current in mA (max.)</th>
<th>Board Size</th>
<th>No. Slots</th>
<th>Price</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A165</td>
<td>Multiplexer Expander</td>
<td>§</td>
<td>SDD</td>
<td>4</td>
<td>350.00</td>
<td>268</td>
</tr>
<tr>
<td>A166</td>
<td>Constant Impedance Multiplexer with Output Amplifier</td>
<td>§</td>
<td>SDD</td>
<td>4</td>
<td>475.00</td>
<td>270</td>
</tr>
<tr>
<td>A167</td>
<td>Constant Impedance Expander Multiplexer with Decoder &amp; Output Amplifier</td>
<td>30 §</td>
<td>SDD</td>
<td>4</td>
<td>365.00</td>
<td>272</td>
</tr>
<tr>
<td>A207</td>
<td>Operational Amplifier</td>
<td>§</td>
<td>SSS</td>
<td>1</td>
<td>45.00</td>
<td>284</td>
</tr>
<tr>
<td>A260</td>
<td>Dual Amplifier Card</td>
<td>§</td>
<td>SDD</td>
<td>4</td>
<td>300.00</td>
<td>286</td>
</tr>
<tr>
<td>A404</td>
<td>Sample &amp; Hold</td>
<td>§</td>
<td>SDS</td>
<td>2</td>
<td>130.00</td>
<td>290</td>
</tr>
<tr>
<td>A460</td>
<td>Sample &amp; Hold</td>
<td>§</td>
<td>SDD</td>
<td>4</td>
<td>400.00</td>
<td>292</td>
</tr>
<tr>
<td>A461</td>
<td>Sample &amp; Hold</td>
<td>§</td>
<td>SDD</td>
<td>4</td>
<td>525.00</td>
<td>292</td>
</tr>
<tr>
<td>A613</td>
<td>12 Bit DAC</td>
<td>60 §</td>
<td>SDS</td>
<td>2</td>
<td>200.00</td>
<td>294</td>
</tr>
<tr>
<td>A618</td>
<td>10 Bit D/A Converter, Single Buffered</td>
<td>135 §</td>
<td>SDD</td>
<td>4</td>
<td>300.00</td>
<td>296</td>
</tr>
<tr>
<td>A619</td>
<td>10 Bit D/A Converter, Single Buffered</td>
<td>135 §</td>
<td>SDD</td>
<td>4</td>
<td>325.00</td>
<td>296</td>
</tr>
<tr>
<td>A620</td>
<td>10 Bit D/A Converter, Double Buffered</td>
<td>190 §</td>
<td>SDD</td>
<td>4</td>
<td>300.00</td>
<td>298</td>
</tr>
<tr>
<td>A621</td>
<td>10 Bit D/A Converter, Double Buffered</td>
<td>190 §</td>
<td>SDD</td>
<td>4</td>
<td>375.00</td>
<td>298</td>
</tr>
<tr>
<td>A660</td>
<td>12 Bit Multiplying D/A Converter</td>
<td>20 §</td>
<td>SDD</td>
<td>4</td>
<td>500.00</td>
<td>300</td>
</tr>
<tr>
<td>A702</td>
<td>Reference Supplies</td>
<td>§</td>
<td>SDS</td>
<td>2</td>
<td>58.00</td>
<td>302</td>
</tr>
<tr>
<td>A704</td>
<td>Reference Supplies</td>
<td>§</td>
<td>SDS</td>
<td>2</td>
<td>175.00</td>
<td>302</td>
</tr>
<tr>
<td>A811</td>
<td>10 Bit A/D Converter</td>
<td>300 §</td>
<td>SDD</td>
<td>4</td>
<td>350.00</td>
<td>304</td>
</tr>
<tr>
<td>A860</td>
<td>12 Bit Industrial Converter</td>
<td>150 §</td>
<td>SDD</td>
<td>4</td>
<td>395.00</td>
<td>306</td>
</tr>
<tr>
<td>A861</td>
<td>High Speed 12 Bit A/D Converters</td>
<td>420 §</td>
<td>SDD</td>
<td>4</td>
<td>595.00</td>
<td>308</td>
</tr>
<tr>
<td>A862</td>
<td>High Speed 12 Bit A/D Converter</td>
<td>420 §</td>
<td>SDD</td>
<td>4</td>
<td>595.00</td>
<td>308</td>
</tr>
<tr>
<td>A990</td>
<td>Amplifier Boards</td>
<td>§</td>
<td>SDD</td>
<td>2</td>
<td>4.00</td>
<td>312</td>
</tr>
<tr>
<td>A992</td>
<td>Amplifier Boards</td>
<td>§</td>
<td>SDD</td>
<td>2</td>
<td>4.00</td>
<td>312</td>
</tr>
<tr>
<td>Cab A</td>
<td>Cabinets</td>
<td></td>
<td></td>
<td></td>
<td>378.50</td>
<td>242</td>
</tr>
<tr>
<td>Cab B</td>
<td>Cabinets</td>
<td></td>
<td></td>
<td></td>
<td>392.50</td>
<td>242</td>
</tr>
<tr>
<td>Cab C</td>
<td>Cabinets</td>
<td></td>
<td></td>
<td></td>
<td>397.00</td>
<td>243</td>
</tr>
<tr>
<td>Cab D</td>
<td>Cabinets</td>
<td></td>
<td></td>
<td></td>
<td>358.00</td>
<td>243</td>
</tr>
</tbody>
</table>

WIDTH: Single, Double, or Triple
HEIGHT: Single, Double, or Quad
LENGTH: Standard, Extended
<table>
<thead>
<tr>
<th>Model</th>
<th>Title</th>
<th>Current in mA (max.)</th>
<th>Board Size</th>
<th>No. Slots</th>
<th>Price</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cab E</td>
<td>Cabinets</td>
<td></td>
<td></td>
<td></td>
<td>372.00</td>
<td>244</td>
</tr>
<tr>
<td>Cab F</td>
<td>Cabinets</td>
<td></td>
<td></td>
<td></td>
<td>316.00</td>
<td>244</td>
</tr>
<tr>
<td>Cab G</td>
<td>Cabinets</td>
<td></td>
<td></td>
<td></td>
<td>450.00</td>
<td>244</td>
</tr>
<tr>
<td>Cab H</td>
<td>Cabinets</td>
<td></td>
<td></td>
<td></td>
<td>427.00</td>
<td>245</td>
</tr>
<tr>
<td>H001</td>
<td>Mounting</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Brackets (pr)</td>
<td></td>
<td></td>
<td></td>
<td>8.00</td>
<td>212</td>
</tr>
<tr>
<td>H002</td>
<td>Mounting</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Brackets (pr)</td>
<td></td>
<td></td>
<td></td>
<td>8.00</td>
<td>212</td>
</tr>
<tr>
<td>H020</td>
<td>19&quot; Mounting</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Frame Casting</td>
<td></td>
<td></td>
<td></td>
<td>15.00</td>
<td>212</td>
</tr>
<tr>
<td>H021</td>
<td>End Plate</td>
<td></td>
<td></td>
<td></td>
<td>7.00</td>
<td>212</td>
</tr>
<tr>
<td>H022</td>
<td>End Plate</td>
<td></td>
<td></td>
<td></td>
<td>20.00</td>
<td>212</td>
</tr>
<tr>
<td>H500</td>
<td>Computer Lab</td>
<td></td>
<td></td>
<td></td>
<td>445.00</td>
<td>317</td>
</tr>
<tr>
<td>H510</td>
<td>M Series Logic Lab</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Lab</td>
<td></td>
<td></td>
<td></td>
<td>995.00</td>
<td>327</td>
</tr>
<tr>
<td>H520</td>
<td>K Series Logic Lab</td>
<td></td>
<td></td>
<td></td>
<td>995.00</td>
<td>319, 325</td>
</tr>
<tr>
<td>H701</td>
<td>Power Supply</td>
<td></td>
<td></td>
<td></td>
<td>116.00</td>
<td>225</td>
</tr>
<tr>
<td>H701-A</td>
<td>Power Supply</td>
<td></td>
<td></td>
<td></td>
<td>136.00</td>
<td>225</td>
</tr>
<tr>
<td>H704</td>
<td>Power Supply</td>
<td></td>
<td></td>
<td></td>
<td>200.00</td>
<td>227</td>
</tr>
<tr>
<td>H707</td>
<td>Power Supply</td>
<td></td>
<td></td>
<td></td>
<td>400.00</td>
<td>227</td>
</tr>
<tr>
<td>H716</td>
<td>Power Supply</td>
<td></td>
<td></td>
<td></td>
<td>150.00</td>
<td>229</td>
</tr>
<tr>
<td>H800-F</td>
<td>Connector Block</td>
<td></td>
<td></td>
<td></td>
<td>8.00</td>
<td>208</td>
</tr>
<tr>
<td>H800-W</td>
<td>Connector Block</td>
<td></td>
<td></td>
<td></td>
<td>8.00</td>
<td>208, 213</td>
</tr>
<tr>
<td>H801-F</td>
<td>Replacement Pins</td>
<td></td>
<td></td>
<td></td>
<td>2.00</td>
<td>208</td>
</tr>
<tr>
<td>H801-W</td>
<td>Replacement Pins</td>
<td></td>
<td></td>
<td></td>
<td>2.00</td>
<td>208</td>
</tr>
<tr>
<td>H802</td>
<td>Connector Block</td>
<td></td>
<td></td>
<td></td>
<td>4.00</td>
<td>209</td>
</tr>
<tr>
<td>H803</td>
<td>Connector Block</td>
<td></td>
<td></td>
<td></td>
<td>13.00</td>
<td>210, 213</td>
</tr>
<tr>
<td>H805</td>
<td>Connector Block</td>
<td></td>
<td></td>
<td></td>
<td>4.00</td>
<td>210, 211</td>
</tr>
<tr>
<td>H807</td>
<td>Connector Block</td>
<td></td>
<td></td>
<td></td>
<td>5.00</td>
<td>211</td>
</tr>
<tr>
<td>H808</td>
<td>Connector Block</td>
<td></td>
<td></td>
<td></td>
<td>10.00</td>
<td>211</td>
</tr>
<tr>
<td>H809</td>
<td>Replacement Pins</td>
<td></td>
<td></td>
<td></td>
<td>4.00</td>
<td>211</td>
</tr>
<tr>
<td>H810</td>
<td>Hand Wire Wrapping</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Tool (24 ga.)</td>
<td></td>
<td></td>
<td></td>
<td>99.00</td>
<td>238</td>
</tr>
<tr>
<td>H810-A</td>
<td>Hand Wire Wrapping</td>
<td></td>
<td></td>
<td></td>
<td>99.00</td>
<td>238</td>
</tr>
<tr>
<td>H810-B</td>
<td>Hand Wire Wrapping</td>
<td></td>
<td></td>
<td></td>
<td>150.00</td>
<td>238</td>
</tr>
<tr>
<td></td>
<td>Tool (24 &amp; 30 ga.)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>H811</td>
<td>Hand Wrapping Tool</td>
<td></td>
<td></td>
<td></td>
<td>21.50</td>
<td>239</td>
</tr>
<tr>
<td>H811-A</td>
<td>Hand Wrapping Tool</td>
<td></td>
<td></td>
<td></td>
<td>24.50</td>
<td>239</td>
</tr>
<tr>
<td>H812</td>
<td>Hand Wrapping Tool</td>
<td></td>
<td></td>
<td></td>
<td>10.50</td>
<td>239</td>
</tr>
<tr>
<td>H812-A</td>
<td>Hand Wrapping Tool</td>
<td></td>
<td></td>
<td></td>
<td>10.50</td>
<td>239</td>
</tr>
<tr>
<td>H813</td>
<td>Hand Wrapping Tool</td>
<td></td>
<td></td>
<td></td>
<td>30.00</td>
<td>239</td>
</tr>
<tr>
<td>H813-A</td>
<td>Hand Wrapping Tool</td>
<td></td>
<td></td>
<td></td>
<td>30.00</td>
<td>239</td>
</tr>
<tr>
<td>H814</td>
<td>Hand Wrapping Tool</td>
<td></td>
<td></td>
<td></td>
<td>21.00</td>
<td>239</td>
</tr>
<tr>
<td>H814-A</td>
<td>Hand Wrapping Tool</td>
<td></td>
<td></td>
<td></td>
<td>21.00</td>
<td>239</td>
</tr>
<tr>
<td>Model #</td>
<td>Title</td>
<td>+5V Current in mA (max.)</td>
<td>Board Size</td>
<td>No. Slots</td>
<td>Price</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>--------------------------------------------</td>
<td>--------------------------</td>
<td>------------</td>
<td>-----------</td>
<td>--------</td>
<td>------</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>H820</td>
<td>Grip Clips (pkg/1000)</td>
<td></td>
<td></td>
<td></td>
<td>48.00</td>
<td>235</td>
</tr>
<tr>
<td>H821</td>
<td>Grip Clips (pkg/1000)</td>
<td></td>
<td></td>
<td></td>
<td>71.00</td>
<td>235</td>
</tr>
<tr>
<td>H825</td>
<td>Hand Crimping Tool</td>
<td></td>
<td></td>
<td></td>
<td>146.00</td>
<td>235, 236</td>
</tr>
<tr>
<td>H826</td>
<td>Hand Crimping Tool</td>
<td></td>
<td></td>
<td></td>
<td>210.00</td>
<td>235, 326</td>
</tr>
<tr>
<td>H911-J</td>
<td>Mounting Panel</td>
<td></td>
<td></td>
<td></td>
<td>151.00</td>
<td>217, 219</td>
</tr>
<tr>
<td>H911-K</td>
<td>Mounting Panel</td>
<td></td>
<td></td>
<td></td>
<td>161.00</td>
<td>217, 219</td>
</tr>
<tr>
<td>H914</td>
<td>Mounting Panel</td>
<td></td>
<td></td>
<td></td>
<td>125.00</td>
<td>218</td>
</tr>
<tr>
<td>H916</td>
<td>Mounting Panel</td>
<td></td>
<td></td>
<td></td>
<td>270.00</td>
<td>218</td>
</tr>
<tr>
<td>H917</td>
<td>Mounting Panel</td>
<td></td>
<td></td>
<td></td>
<td>260.00</td>
<td>218</td>
</tr>
<tr>
<td>H920</td>
<td>Module Drawer</td>
<td></td>
<td></td>
<td></td>
<td>170.00</td>
<td>221</td>
</tr>
<tr>
<td>H921</td>
<td>Front Panel</td>
<td></td>
<td></td>
<td></td>
<td>10.00</td>
<td>221</td>
</tr>
<tr>
<td>H923</td>
<td>Chassis Slides</td>
<td></td>
<td></td>
<td></td>
<td>75.00</td>
<td>221</td>
</tr>
<tr>
<td>H925</td>
<td>Module Drawer</td>
<td></td>
<td></td>
<td></td>
<td>250.00</td>
<td>222</td>
</tr>
<tr>
<td>H933</td>
<td>System Unit Mounting Panel</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>H941-AA</td>
<td>19&quot; Mounting Panel Frame</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>H950-AA</td>
<td>Frame</td>
<td></td>
<td></td>
<td></td>
<td>157.00</td>
<td>208, 249, 253</td>
</tr>
<tr>
<td>H950-B</td>
<td>Full Door</td>
<td></td>
<td></td>
<td></td>
<td>42.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-C</td>
<td>Full Door</td>
<td></td>
<td></td>
<td></td>
<td>42.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-D</td>
<td>Mounting Panel Door</td>
<td></td>
<td></td>
<td></td>
<td>39.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-E</td>
<td>Mounting Panel Door</td>
<td></td>
<td></td>
<td></td>
<td>39.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-F</td>
<td>Mounting Panel Door Skin</td>
<td></td>
<td></td>
<td></td>
<td>17.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-G</td>
<td>Table Top Assembly</td>
<td></td>
<td></td>
<td></td>
<td>50.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-H</td>
<td>Short Door</td>
<td></td>
<td></td>
<td></td>
<td>48.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-HC</td>
<td>Short Door</td>
<td></td>
<td></td>
<td></td>
<td>48.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-HE</td>
<td>Short Door</td>
<td></td>
<td></td>
<td></td>
<td>48.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-HF</td>
<td>Short Door</td>
<td></td>
<td></td>
<td></td>
<td>48.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-HG</td>
<td>Short Door</td>
<td></td>
<td></td>
<td></td>
<td>48.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-HH</td>
<td>Short Door</td>
<td></td>
<td></td>
<td></td>
<td>48.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-HJ</td>
<td>Short Door</td>
<td></td>
<td></td>
<td></td>
<td>48.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-HK</td>
<td>Short Door</td>
<td></td>
<td></td>
<td></td>
<td>48.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-JA</td>
<td>Special Short Door</td>
<td></td>
<td></td>
<td></td>
<td>60.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-JB</td>
<td>Special Short Door</td>
<td></td>
<td></td>
<td></td>
<td>60.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-JC</td>
<td>Special Short Door</td>
<td></td>
<td></td>
<td></td>
<td>60.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-LA</td>
<td>Frame Panel</td>
<td></td>
<td></td>
<td></td>
<td>6.00</td>
<td>248, 249, 253</td>
</tr>
<tr>
<td>H950-LB</td>
<td>Frame Panel</td>
<td></td>
<td></td>
<td></td>
<td>7.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-P</td>
<td>Cover Panel</td>
<td></td>
<td></td>
<td></td>
<td>7.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-Q</td>
<td>Cover Panel</td>
<td></td>
<td></td>
<td></td>
<td>11.00</td>
<td>253</td>
</tr>
<tr>
<td>H950-SA</td>
<td>Filter</td>
<td></td>
<td></td>
<td></td>
<td>4.00</td>
<td>253</td>
</tr>
<tr>
<td>H952-AA</td>
<td>End Panel</td>
<td></td>
<td></td>
<td></td>
<td>48.00</td>
<td>253</td>
</tr>
<tr>
<td>H952-B</td>
<td>Stabilizer Feet</td>
<td></td>
<td></td>
<td></td>
<td>23.00</td>
<td>253</td>
</tr>
<tr>
<td>Model #</td>
<td>Title</td>
<td>+5V Current in mA (max.)</td>
<td>Board Size</td>
<td>No. Slots</td>
<td>Price</td>
<td>Page</td>
</tr>
<tr>
<td>----------</td>
<td>------------------------------</td>
<td>--------------------------</td>
<td>------------</td>
<td>-----------</td>
<td>-------</td>
<td>------</td>
</tr>
<tr>
<td>H952-CA</td>
<td>Fan Assembly</td>
<td></td>
<td></td>
<td></td>
<td>40.00</td>
<td>253</td>
</tr>
<tr>
<td>H952-EA</td>
<td>Caster Set</td>
<td></td>
<td></td>
<td></td>
<td>7.00</td>
<td>253</td>
</tr>
<tr>
<td>H952-FA</td>
<td>Leveler Set</td>
<td></td>
<td></td>
<td></td>
<td>2.00</td>
<td>253</td>
</tr>
<tr>
<td>H952-GA</td>
<td>Filler Strip</td>
<td></td>
<td></td>
<td></td>
<td>40.00</td>
<td>253</td>
</tr>
<tr>
<td>H952-AM</td>
<td>End Panel</td>
<td></td>
<td></td>
<td></td>
<td>45.00</td>
<td>252</td>
</tr>
<tr>
<td>H954-AC</td>
<td>Frame</td>
<td></td>
<td></td>
<td></td>
<td>127.00</td>
<td>252</td>
</tr>
<tr>
<td>H954-BA</td>
<td>Full Door</td>
<td></td>
<td></td>
<td></td>
<td>65.00</td>
<td>252</td>
</tr>
<tr>
<td>H954-CA</td>
<td>Fan Assembly</td>
<td></td>
<td></td>
<td></td>
<td>73.00</td>
<td>252</td>
</tr>
<tr>
<td>H954-SA</td>
<td>Filter</td>
<td></td>
<td></td>
<td></td>
<td>3.50</td>
<td>252</td>
</tr>
<tr>
<td>H954-UA</td>
<td>Cover</td>
<td></td>
<td></td>
<td></td>
<td>47.00</td>
<td>252</td>
</tr>
<tr>
<td>H960-JE</td>
<td>Special Short Door</td>
<td></td>
<td></td>
<td></td>
<td>60.00</td>
<td>248</td>
</tr>
</tbody>
</table>

See Control Handbook for K Series modules  
K900 Control Panel—Power Supply  
K901 Patch Board Panel  
K902 Indicator Switch Panel  
K903 Patch Panel Board  
K940 Mounting Support  
K941 Mounting Frame  
K943-R Mounting Panel  
K943-S Mounting Panel  
K950 Modular Panel Hardware  
K980 End Plates  
K982 Mounting Panel  
K990 Timer Component Board  
M002 Logic 1 Source  
M040 Solenoid Driver  
M050 50 mA. Indicator Driver  
M051 Positive to Negative Logic Level Converter  
M100 Bus Data Interface  
M101 Bus Data Interface  
M102 Device Selector  
M103 Device Selector  
M105 Address Selector  
M107 Device Selector  
M108 Flag Module  
M111 Inverter  
M112 NOR Gate  
M113 NAND Gates  
M115 NAND Gates  
M117 NAND Gates  
M119 NAND Gates  
M121 AND/NOR Gate  
M133 Input NAND Gates  
M141 NAND/OR Gates  
M159 Arithmetic/Logic Unit  

See Control Handbook for K Series modules  

K900 Control Panel—Power Supply  
K901 Patch Board Panel  
K902 Indicator Switch Panel  
K903 Patch Panel Board  
K940 Mounting Support  
K941 Mounting Frame  
K943-R Mounting Panel  
K943-S Mounting Panel  
K950 Modular Panel Hardware  
K980 End Plates  
K982 Mounting Panel  
K990 Timer Component Board  
M002 Logic 1 Source  
M040 Solenoid Driver  
M050 50 mA. Indicator Driver  
M051 Positive to Negative Logic Level Converter  
M100 Bus Data Interface  
M101 Bus Data Interface  
M102 Device Selector  
M103 Device Selector  
M105 Address Selector  
M107 Device Selector  
M108 Flag Module  
M111 Inverter  
M112 NOR Gate  
M113 NAND Gates  
M115 NAND Gates  
M117 NAND Gates  
M119 NAND Gates  
M121 AND/NOR Gate  
M133 Input NAND Gates  
M141 NAND/OR Gates  
M159 Arithmetic/Logic Unit  

WIDTH: Single, Double, or Triple  
HEIGHT: Single, Double, or Quad  
LENGTH: Standard, Extended
<table>
<thead>
<tr>
<th>Model</th>
<th>Title</th>
<th>+5V Current in mA (max.)</th>
<th>Board Size</th>
<th>No. Slots</th>
<th>Price</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>M160</td>
<td>AND, NOR Gate</td>
<td>30</td>
<td>SSS</td>
<td>1</td>
<td>33.00</td>
<td>62</td>
</tr>
<tr>
<td>M161</td>
<td>Binary to Octal/Decimal Decoder</td>
<td>120</td>
<td>SSS</td>
<td>1</td>
<td>55.00</td>
<td>63</td>
</tr>
<tr>
<td>M162</td>
<td>Parity Circuit</td>
<td>102</td>
<td>SSS</td>
<td>1</td>
<td>63.00</td>
<td>65</td>
</tr>
<tr>
<td>M168</td>
<td>12 Bit Magnitude Comparator</td>
<td>250</td>
<td>SSS</td>
<td>1</td>
<td>45.00</td>
<td>66</td>
</tr>
<tr>
<td>M169</td>
<td>Gating Module</td>
<td>50</td>
<td>SSS</td>
<td>1</td>
<td>33.00</td>
<td>68</td>
</tr>
<tr>
<td>M202</td>
<td>Triple J-K Flip Flop</td>
<td>57</td>
<td>SS</td>
<td>1</td>
<td>29.00</td>
<td>69</td>
</tr>
<tr>
<td>M203</td>
<td>8 R/S Flip Flops</td>
<td>55</td>
<td>SS</td>
<td>1</td>
<td>26.00</td>
<td>70</td>
</tr>
<tr>
<td>M204</td>
<td>General Purpose Buffer &amp; Counter</td>
<td>74</td>
<td>SS</td>
<td>1</td>
<td>34.00</td>
<td>72</td>
</tr>
<tr>
<td>M206</td>
<td>General Purpose Flip Flops</td>
<td>87</td>
<td>SS</td>
<td>1</td>
<td>30.00</td>
<td>74</td>
</tr>
<tr>
<td>M207</td>
<td>General Purpose Flip Flops</td>
<td>96</td>
<td>SS</td>
<td>1</td>
<td>33.00</td>
<td>76</td>
</tr>
<tr>
<td>M208</td>
<td>8 Bit Buffer/Shift Register</td>
<td>184</td>
<td>SS</td>
<td>1</td>
<td>84.00</td>
<td>78</td>
</tr>
<tr>
<td>M211</td>
<td>Binary Up/Down Counter</td>
<td>217</td>
<td>SS</td>
<td>1</td>
<td>69.00</td>
<td>81</td>
</tr>
<tr>
<td>M213</td>
<td>BCD Up/Down Counter</td>
<td>160</td>
<td>SDS</td>
<td>2</td>
<td>86.00</td>
<td>82</td>
</tr>
<tr>
<td>M230</td>
<td>Binary to BCD &amp; BCD to Binary Converter</td>
<td>860</td>
<td>SDS</td>
<td>2</td>
<td>105.00</td>
<td>85</td>
</tr>
<tr>
<td>M232</td>
<td>16 Word RAM</td>
<td>200</td>
<td>SDS</td>
<td>2</td>
<td>125.00</td>
<td>87</td>
</tr>
<tr>
<td>M236</td>
<td>12 Bit Binary Up/Down Counter</td>
<td>330</td>
<td>SS</td>
<td>1</td>
<td>50.00</td>
<td>88</td>
</tr>
<tr>
<td>M237</td>
<td>3 Digit Binary Up/Down Counter</td>
<td>330</td>
<td>SS</td>
<td>1</td>
<td>50.00</td>
<td>90</td>
</tr>
<tr>
<td>M261</td>
<td>4 State Motor Translator</td>
<td>175</td>
<td>SS</td>
<td>1</td>
<td>40.00</td>
<td>92</td>
</tr>
<tr>
<td>M262</td>
<td>10 State Motor Translator</td>
<td>350</td>
<td>SS</td>
<td>1</td>
<td>65.00</td>
<td>94</td>
</tr>
<tr>
<td>M302</td>
<td>Dual Delay Multivibrator</td>
<td>166</td>
<td>SS</td>
<td>1</td>
<td>46.00</td>
<td>98</td>
</tr>
<tr>
<td>M306</td>
<td>Integrating One Shot</td>
<td>120</td>
<td>SS</td>
<td>1</td>
<td>27.00</td>
<td>100</td>
</tr>
<tr>
<td>M310</td>
<td>Delay Line</td>
<td>89</td>
<td>SS</td>
<td>1</td>
<td>58.00</td>
<td>102</td>
</tr>
<tr>
<td>M360</td>
<td>Variable Delay</td>
<td>50</td>
<td>SS</td>
<td>1</td>
<td>68.00</td>
<td>103</td>
</tr>
<tr>
<td>M401</td>
<td>Variable Clock</td>
<td>80</td>
<td>SS</td>
<td>1</td>
<td>55.00</td>
<td>104</td>
</tr>
<tr>
<td>M405</td>
<td>Crystal Clock</td>
<td>50</td>
<td>SS</td>
<td>1</td>
<td>100.00</td>
<td>106</td>
</tr>
<tr>
<td>M410</td>
<td>Reed Clock</td>
<td>95</td>
<td>SS</td>
<td>1</td>
<td>70.00</td>
<td>107</td>
</tr>
<tr>
<td>M452</td>
<td>Variable Clock</td>
<td>77</td>
<td>SS</td>
<td>1</td>
<td>40.00</td>
<td>110</td>
</tr>
<tr>
<td>M500</td>
<td>Negative Input Positive Output Receiver</td>
<td>64</td>
<td>SS</td>
<td>1</td>
<td>55.00</td>
<td>111</td>
</tr>
<tr>
<td>M501</td>
<td>Schmitt Trigger</td>
<td>31</td>
<td>SS</td>
<td>1</td>
<td>25.00</td>
<td>112</td>
</tr>
<tr>
<td>M502</td>
<td>Negative Output Converter, High Speed</td>
<td>49</td>
<td>SS</td>
<td>1</td>
<td>26.00</td>
<td>114</td>
</tr>
<tr>
<td>M506</td>
<td>Negative Input Converter, Medium Speed</td>
<td>81</td>
<td>SS</td>
<td>1</td>
<td>52.00</td>
<td>115</td>
</tr>
<tr>
<td>M507</td>
<td>Bus Converter</td>
<td>42</td>
<td>SS</td>
<td>1</td>
<td>45.00</td>
<td>116</td>
</tr>
<tr>
<td>M510</td>
<td>I/O Bus Receiver</td>
<td>170</td>
<td>SS</td>
<td>1</td>
<td>51.00</td>
<td>118</td>
</tr>
<tr>
<td>M521</td>
<td>K to M Converter</td>
<td>56</td>
<td>SS</td>
<td>1</td>
<td>16.00</td>
<td>119</td>
</tr>
<tr>
<td>M602</td>
<td>Pulse Amplifier</td>
<td>213</td>
<td>SS</td>
<td>1</td>
<td>28.00</td>
<td>120</td>
</tr>
<tr>
<td>M606</td>
<td>Pulse Generator</td>
<td>188</td>
<td>SS</td>
<td>1</td>
<td>43.00</td>
<td>121</td>
</tr>
</tbody>
</table>

**WIDTH:** Single, Double, or Triple  
**HEIGHT:** Single, Double, or Quad  
**LENGTH:** Standard, Extended
<table>
<thead>
<tr>
<th>Model #</th>
<th>Title</th>
<th>+5V Current in mA (max.)</th>
<th>Board Size</th>
<th>No. Slots</th>
<th>Price</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>M610</td>
<td>Open Collector 2 Input NAND Gate</td>
<td>41</td>
<td>SSS</td>
<td>1</td>
<td>20.00</td>
<td>123</td>
</tr>
<tr>
<td>M617</td>
<td>4 Input Power NAND Gate</td>
<td>97</td>
<td>SSS</td>
<td>1</td>
<td>26.00</td>
<td>124</td>
</tr>
<tr>
<td>M622</td>
<td>8 Bit Positive Input/Output Bus Driver</td>
<td>210</td>
<td>SSS</td>
<td>1</td>
<td>45.00</td>
<td>125</td>
</tr>
<tr>
<td>M623</td>
<td>Bus Driver</td>
<td>71</td>
<td>SSS</td>
<td>1</td>
<td>40.00</td>
<td>127</td>
</tr>
<tr>
<td>M624</td>
<td>Bus Driver</td>
<td>89</td>
<td>SSS</td>
<td>1</td>
<td>45.00</td>
<td>128</td>
</tr>
<tr>
<td>M632</td>
<td>Positive Input Negative Output Bus Driver</td>
<td>175</td>
<td>SSS</td>
<td>1</td>
<td>55.00</td>
<td>130</td>
</tr>
<tr>
<td>M633</td>
<td>Negative Bus Driver</td>
<td>100</td>
<td>SSS</td>
<td>1</td>
<td>50.00</td>
<td>132</td>
</tr>
<tr>
<td>M650</td>
<td>Negative Output Converter</td>
<td>37</td>
<td>SSS</td>
<td>1</td>
<td>25.00</td>
<td>134</td>
</tr>
<tr>
<td>M652</td>
<td>Negative Output Converter</td>
<td>122</td>
<td>SSS</td>
<td>1</td>
<td>26.00</td>
<td>135</td>
</tr>
<tr>
<td>M660</td>
<td>Positive Level Driver</td>
<td>71</td>
<td>SSS</td>
<td>1</td>
<td>25.00</td>
<td>136</td>
</tr>
<tr>
<td>M661</td>
<td>Positive Level Driver</td>
<td>111</td>
<td>SSS</td>
<td>1</td>
<td>15.00</td>
<td>137</td>
</tr>
<tr>
<td>M671</td>
<td>M to K Converter</td>
<td>112</td>
<td>SSS</td>
<td>1</td>
<td>52.00</td>
<td>138</td>
</tr>
<tr>
<td>M706</td>
<td>Teletype Receiver</td>
<td>400</td>
<td>SDS</td>
<td>2</td>
<td>150.00</td>
<td>140</td>
</tr>
<tr>
<td>M707</td>
<td>Teletype Transmitter</td>
<td>375</td>
<td>SDS</td>
<td>2</td>
<td>150.00</td>
<td>146</td>
</tr>
<tr>
<td>M730</td>
<td>Bus Interface</td>
<td>500</td>
<td>SDS</td>
<td>2</td>
<td>160.00</td>
<td>150</td>
</tr>
<tr>
<td>M731</td>
<td>Bus Interface</td>
<td>500</td>
<td>SDS</td>
<td>2</td>
<td>160.00</td>
<td>150</td>
</tr>
<tr>
<td>M732</td>
<td>Bus Interface</td>
<td>500</td>
<td>SDS</td>
<td>2</td>
<td>160.00</td>
<td>154</td>
</tr>
<tr>
<td>M733</td>
<td>Bus Interface</td>
<td>500</td>
<td>SDS</td>
<td>2</td>
<td>165.00</td>
<td>154</td>
</tr>
<tr>
<td>M734</td>
<td>I/O Bus Input Multiplexer</td>
<td>325</td>
<td>SDS</td>
<td>2</td>
<td>105.00</td>
<td>158</td>
</tr>
<tr>
<td>M735</td>
<td>I/O Bus Transfer Register</td>
<td>425</td>
<td>SDS</td>
<td>2</td>
<td>135.00</td>
<td>160</td>
</tr>
<tr>
<td>M736</td>
<td>Priority Interrupt Module</td>
<td></td>
<td>SDS</td>
<td>2</td>
<td>125.00</td>
<td>163</td>
</tr>
<tr>
<td>M737</td>
<td>12 Bit Bus Receiver Interface</td>
<td>300</td>
<td>SDS</td>
<td>2</td>
<td>120.00</td>
<td>167</td>
</tr>
<tr>
<td>M738</td>
<td>Counter Buffer Interface</td>
<td>250</td>
<td>SDS</td>
<td>2</td>
<td>105.00</td>
<td>169</td>
</tr>
<tr>
<td>M782</td>
<td>Interrupt Control</td>
<td>277</td>
<td>ESS</td>
<td>1</td>
<td>100.00</td>
<td>171</td>
</tr>
<tr>
<td>M783</td>
<td>Unibus Drivers</td>
<td>69.9</td>
<td>ESS</td>
<td>1</td>
<td>30.00</td>
<td>174</td>
</tr>
<tr>
<td>M784</td>
<td>Unibus Receivers</td>
<td>200</td>
<td>ESS</td>
<td>1</td>
<td>30.00</td>
<td>175</td>
</tr>
<tr>
<td>M785</td>
<td>Unibus Transceiver</td>
<td>118</td>
<td>ESS</td>
<td>1</td>
<td>35.00</td>
<td>176</td>
</tr>
<tr>
<td>M786</td>
<td>Device Interface</td>
<td>600</td>
<td>EDS</td>
<td>2</td>
<td>220.00</td>
<td>178</td>
</tr>
<tr>
<td>BB11</td>
<td>System Unit for General Interfacing</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>M901</td>
<td>Flexprint Cable Connector</td>
<td>100</td>
<td>SSS</td>
<td>1</td>
<td>15.00</td>
<td>180</td>
</tr>
<tr>
<td>M903</td>
<td>Flexprint Connector</td>
<td></td>
<td>SSS</td>
<td>1</td>
<td>12.00</td>
<td>181</td>
</tr>
<tr>
<td>M904</td>
<td>Coaxial Cable Connector</td>
<td></td>
<td>SSS</td>
<td>1</td>
<td>14.00</td>
<td>182</td>
</tr>
<tr>
<td>M906</td>
<td>Cable Terminator</td>
<td>440</td>
<td>SSS</td>
<td>1</td>
<td>20.00</td>
<td>183</td>
</tr>
<tr>
<td>M907</td>
<td>Diode Clamp Connector</td>
<td>10.2</td>
<td>SSS</td>
<td>1</td>
<td>16.00</td>
<td>184</td>
</tr>
<tr>
<td>M908</td>
<td>Ribbon Connector</td>
<td></td>
<td>SSS</td>
<td>1</td>
<td>18.00</td>
<td>185</td>
</tr>
<tr>
<td>M909</td>
<td>Terminator</td>
<td></td>
<td>SSS</td>
<td>1</td>
<td>14.00</td>
<td>186</td>
</tr>
<tr>
<td>M910</td>
<td>Terminator</td>
<td></td>
<td>SSS</td>
<td>1</td>
<td>20.00</td>
<td>187</td>
</tr>
<tr>
<td>M1103</td>
<td>2 Input AND Gates</td>
<td>80</td>
<td>SSS</td>
<td>1</td>
<td>14.00</td>
<td>188</td>
</tr>
<tr>
<td>M1307</td>
<td>4 Input AND Gates</td>
<td>100</td>
<td>SSS</td>
<td>1</td>
<td>12.00</td>
<td>189</td>
</tr>
</tbody>
</table>

WIDTH: Single, Double, or Triple
HEIGHT: Single, Double, or Quad
LENGTH: Standard, Extended
<table>
<thead>
<tr>
<th>Model #</th>
<th>Title</th>
<th>+5V Current in mA (max.)</th>
<th>Board Size</th>
<th>No. Slots</th>
<th>Price</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>W940</td>
<td>Wire Wrappable Module</td>
<td>EQD</td>
<td>8</td>
<td></td>
<td>70.00</td>
<td>192</td>
</tr>
<tr>
<td>W941</td>
<td>Wire Wrappable Module</td>
<td>EPD</td>
<td>4</td>
<td></td>
<td>40.00</td>
<td>192</td>
</tr>
<tr>
<td>W942</td>
<td>Wire Wrappable Module</td>
<td>EQD</td>
<td>8</td>
<td></td>
<td>140.00</td>
<td>192</td>
</tr>
<tr>
<td>W943</td>
<td>Wire Wrappable Module</td>
<td>EDD</td>
<td>4</td>
<td></td>
<td>75.00</td>
<td>192</td>
</tr>
<tr>
<td>W950</td>
<td>Wire Wrappable Module</td>
<td>EQD</td>
<td>8</td>
<td></td>
<td>65.00</td>
<td>192</td>
</tr>
<tr>
<td>W951</td>
<td>Wire Wrappable Module</td>
<td>EDD</td>
<td>4</td>
<td></td>
<td>40.00</td>
<td>192</td>
</tr>
<tr>
<td>W960</td>
<td>MSI Mounting Board</td>
<td>SSS</td>
<td>1</td>
<td></td>
<td>8.00</td>
<td>194</td>
</tr>
<tr>
<td>W966</td>
<td>Wire Wrap Module</td>
<td>EQS</td>
<td>4</td>
<td></td>
<td>85.00</td>
<td>195</td>
</tr>
<tr>
<td>W967</td>
<td>Wire Wrap Module</td>
<td>EQS</td>
<td>4</td>
<td></td>
<td>165.00</td>
<td>195</td>
</tr>
<tr>
<td>W968</td>
<td>Collage Mounting Board</td>
<td>EQS</td>
<td>4</td>
<td></td>
<td>45.00</td>
<td>196</td>
</tr>
<tr>
<td>W969</td>
<td>Collage Mounting Board</td>
<td>EDS</td>
<td>2</td>
<td></td>
<td>30.00</td>
<td>196</td>
</tr>
<tr>
<td>W970</td>
<td>Blank Module</td>
<td>SSS</td>
<td>1</td>
<td></td>
<td>4.00</td>
<td>197</td>
</tr>
<tr>
<td>W971</td>
<td>Blank Module</td>
<td>SDS</td>
<td>2</td>
<td></td>
<td>8.00</td>
<td>197</td>
</tr>
<tr>
<td>W972</td>
<td>Blank Module</td>
<td>SSS</td>
<td>1</td>
<td></td>
<td>4.00</td>
<td>197</td>
</tr>
<tr>
<td>W973</td>
<td>Blank Module</td>
<td>SDS</td>
<td>2</td>
<td></td>
<td>6.00</td>
<td>197</td>
</tr>
<tr>
<td>W974</td>
<td>Blank Module</td>
<td>SSS</td>
<td>1</td>
<td></td>
<td>9.00</td>
<td>197</td>
</tr>
<tr>
<td>W975</td>
<td>Blank Module</td>
<td>SDS</td>
<td>2</td>
<td></td>
<td>18.00</td>
<td>197</td>
</tr>
<tr>
<td>W979</td>
<td>Collage Mounting Board</td>
<td>SDS</td>
<td>2</td>
<td></td>
<td>20.00</td>
<td>200</td>
</tr>
<tr>
<td>W980</td>
<td>Module Extender</td>
<td>SSS</td>
<td>1</td>
<td></td>
<td>14.00</td>
<td>201</td>
</tr>
<tr>
<td>W982</td>
<td>Module Extender</td>
<td>ESS</td>
<td>1</td>
<td></td>
<td>18.00</td>
<td>202</td>
</tr>
<tr>
<td>W984</td>
<td>Module Extender</td>
<td>EDS</td>
<td>2</td>
<td></td>
<td>30.00</td>
<td>203</td>
</tr>
<tr>
<td>W990</td>
<td>Blank Module</td>
<td>SSS</td>
<td>1</td>
<td></td>
<td>2.50</td>
<td>197</td>
</tr>
<tr>
<td>W991</td>
<td>Blank Module</td>
<td>SDS</td>
<td>2</td>
<td></td>
<td>5.00</td>
<td>197</td>
</tr>
<tr>
<td>W992</td>
<td>Blank Module</td>
<td>SSS</td>
<td>1</td>
<td></td>
<td>2.00</td>
<td>197</td>
</tr>
<tr>
<td>W993</td>
<td>Blank Module</td>
<td>SDS</td>
<td>2</td>
<td></td>
<td>4.00</td>
<td>197</td>
</tr>
<tr>
<td>W998</td>
<td>Blank Module</td>
<td>SSS</td>
<td>1</td>
<td></td>
<td>4.50</td>
<td>197</td>
</tr>
<tr>
<td>W999</td>
<td>Blank Module</td>
<td>SDS</td>
<td>2</td>
<td></td>
<td>9.00</td>
<td>197</td>
</tr>
</tbody>
</table>

WIDTH: Single, Double, or Triple
HEIGHT: Single, Double, or Quad
LENGTH: Standard, Extended

358
ALPHABETICAL INDEX

A
A Series Modules .................................. 257
A/D Converter, 10-Bit ............................. 304
A/D Converter, 12-Bit High Speed ............ 308
A/D Converter, 12-Bit Industrial .............. 306
A/D Resolution Table ............................. 311
Address Selector ................................... 42
Adjustable Delays .................................. 99
Amplifier Boards .................................. 312
Amplifier, Operational ............................ 284, 286
Amplifier, Pulse .................................... 120
Analog Modules .................................... 257
Analog Multiplexer ................................. 258, 260, 262, 264, 266, 269, 270, 272, 274
Analog Switch ....................................... 258
Analog Voltage Reference ......................... 302
AND Gates ............................................. 188, 189
AND/NOR Gates ..................................... 13, 53, 62
Appliques, Logic Symbols ......................... 24
Arithmetic Mode Operations ....................... 60, 61
Arithmetic Operations ............................. 58
Arithmetic/Logic Unit .............................. 58
Automatic Wiring .................................... 206

B
Bar, Hold Down ..................................... 212
Basic Panel .......................................... 215
BB11 ..................................................... 179
BCD Counter ......................................... 82
Binary .................................................. 63
Binary Counter ...................................... 81
Blank Modules ....................................... 197
Blank Modules, Copper Clad ..................... 199
BMB ..................................................... 38, 44, 153, 157, 167
Brackets ............................................... 212
Buffer-Counter ...................................... 72
Buffer/Shift Register .............................. 78
Bus Converter ........................................ 116
Bus Data Interface ................................. 34, 36
Bus Driver ............................................ 127, 128
Bus Driver, Negative ............................... 132
Bus Driver, Positive Input Negative Output ... 130
Bus Driver, Positive Input/Output .............. 125
Bus Interface ........................................ 150, 154
Bus Interface, Negative Input ................. 156
Bus Interface, Negative Output ................. 152
Bus Interface, Positive Input ................. 155
Bus Interface, Positive Output ................. 151
Bus Multiplexer ..................................... 158
Bus Receiver ......................................... 118
Bus Receiver Interface ............................ 167
Bus Strip .............................................. 217, 223, 234
Bus Transfer Register ............................. 160
Bus, Negative Voltage ............................. 34
Bus, Positive ......................................... 37
Bussed Signal Wiring ............................... 206
Bussetes .............................................. 234
Bussing Diagram .................................... 240

C
Cabinet A .............................................. 242
Cabinet Assembly ................................... 246
Cabinet B .............................................. 242, 243
Cabinet C .............................................. 243
Cabinet Color ........................................ 247
Cabinet D .............................................. 243
Cabinet Discount Schedule ....................... 247
Cabinet E .............................................. 244
Cabinet F .............................................. 244
Cabinet G .............................................. 244
Cabinet H .............................................. 245
Cabinet Ordering Information .................... 246
Cabinet Price List ................................... 248, 252
Cabinet Specials .................................... 245
Cabinets .............................................. 205
Cable Terminator .................................... 183
Casting, Frame ..................................... 212
Collage Mounting Boards 196, 200 ............ 196
Comparator, Magnitude ............................ 66
Computer Lab ........................................ 317
Connector ............................................. 215
Connector Assembly ................................ 210
Connector Block ................................. 209, 210, 211
Connector Blocks .................................... 206, 208
Connector, Coaxial Cable ......................... 182
Connector, Diode Clamp ........................... 184
Connector, Flexprint .............................. 181
Connector, Flexprint Cable ....................... 180
Connector, Ribbon ................................... 185
Constant Z Multiplexer Expander .............. 268
Constant Z Multiplexer ........................................... 270
Constant Z Multiplexer
With Dec. & Amp .............................................. 274
Constant Z Multiplexer
With Decoder ..................................................... 272
Control Panel, K Logic Lab .................................... 320
Convection Cooling ............................................. 207
Converter, BCD to Binary ...................................... 85
Converter, Binary to BCD ...................................... 85
Converter, High Speed ......................................... 114
Converter, K to M .............................................. 119
Converter, M to K .............................................. 138
Converter, Medium Speed ..................................... 115
Converter, Negative Input .................................... 114, 115
Converter, Negative Output .................................. 134, 135
Cooling .................................................................. 207
Counter .................................................................. 72
Counter, BCD ....................................................... 82, 90
Counter, Binary ................................................... 88
Counter, Binary Up/Down ....................................... 81
Counter, Ring ....................................................... 92
Counter, Synchronous .......................................... 88, 90
Counter, Up/Down ................................................. 82, 88, 90
Cover Panel ......................................................... 212
Crimping Tool ....................................................... 238
Crystal Clock ......................................................... 106
Current Compensation ........................................... 282
Current Offset ...................................................... 278

D
DAC .................................................................. 294, 296, 298, 300
DAC, Multiplying ............................................... 300
Daisy Chain Wire ................................................. 239
Data Multiplexer .................................................. 37
Decimal Decoder ................................................... 63
Decoder, Binary to Octal/Decimal ......................... 63
Delay ................................................................. 20, 98
Delay Line .......................................................... 102
Delay Range ......................................................... 98
Delays, Adjustable ............................................... 99
Device Interface .................................................... 42, 178
Device Selector ..................................................... 38, 40, 44
Differential Gain ................................................... 283
Digital Indicator .................................................... 32
Digital-to-Analog Converter, 10-Bit ....................... 296, 298
Digital-to-Analog Converter, 12-Bit ....................... 294, 300
Display Supply ..................................................... 231
Display Tubes ...................................................... 231
Double-Height ....................................................... 3, 5

Double-Width ....................................................... 3, 5
Drawer ............................................................... 221, 222
Driver, Positive Level .......................................... 136, 137
Driver, Solenoid .................................................. 30
Drivers, High Current ......................................... 30
Dual Op-Amp ....................................................... 286

E
Even Parity .......................................................... 65
Extended Decoding ............................................... 44
Extended Module .................................................. 4

F
Flag Module ........................................................ 46
Flip Chip ............................................................. 2
Flip-Flop Propagation Delays .................................. 21
Flip-Flop, D Type ................................................. 15, 74
Flip-Flop, J-K Type ............................................. 15, 76
Flip-Flop Master Slave J-K ..................................... 17
Flip-Flop, Triple J-K ............................................ 69
Flip-Flops, General Purpose ................................... 74, 76
Flip-Flops, R/S ..................................................... 70
Forced-Air Cooling ............................................... 207
Frame Castings ..................................................... 212
Frame, Mounting Panel ......................................... 224
Frequency for Full Output ..................................... 278
Frequency for Unity Gain ..................................... 278
Functional Decoding .............................................. 63

G
Gain Compensation ................................................ 282
Gating Module ..................................................... 68
General Gating Function ........................................ 68
Grip Clips ........................................................... 237
Ground Wiring ..................................................... 206

H
Hardware ........................................................... 212
Hardware Accessories ......................................... 205
Heat Dissipation ................................................... 207
Height .................................................................. 2, 3, 6
High Z Multiplexer Expander .................................. 260
High Z Multiplexer with Buf. & Dec. ......................... 266
High Z Multiplexer with Buffer ................................ 262
High Z Multiplexer with Decoder .............................. 264
Hold Down Bar .................................................... 212
Hold, Sample and ............................................... 290, 292

I
Impedance, OP-AMP ............................................ 278
Incandescent Bulbs ................................................ 32
SINGLE-HEIGHT FLIP CHIP MODULE

CONDUCTIVE COMPONENT LIMIT \( \frac{11}{32} \) in.

NONCONDUCTIVE COMPONENTS \( \frac{3}{8} \) in. max.

GOLD-PLATED CONTACTS

ETCHED WIRING SURFACE

0.056"