DMC11
IPL synchronous line
unit user's manual

digital equipment corporation • maynard, massachusetts
Copyright © 1976 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

Printed in U.S.A.

This document was set on DIGITAL's DECset-8000 computerized typesetting system.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC  DECCOMM  DECTape  PDP
DECsystem-10  DECUS  DECUS  RSTS
DECSYSTEM-20  DIGITAL  DIGITAL  TYPESET-8
                  MASSBUS  TYPESET-11
                                UNIBUS
CONTENTS

CHAPTER 1  INTRODUCTION
1.1 SCOPE ................................................................. 1-1
1.2 DMC11 LINE UNIT GENERAL DESCRIPTION .......... 1-1
1.2.1 DMC11-DA and DMC11-FA Line Units (Remote) .. 1-1
1.2.2 DMC11-MA and DMC11-MD Line Units (Local) .... 1-1
1.3 DMC11 LINE UNIT SPECIFICATIONS ................. 1-2
1.4 GENERAL DESCRIPTION .......................................... 1-3
1.4.1 Introduction ..................................................... 1-3
1.4.2 Operating Modes .............................................. 1-4
1.4.3 Microprocessor — Line Unit Data Path ............ 1-4
1.4.4 Transmitter .................................................... 1-4
1.4.5 Receiver ....................................................... 1-6
1.4.6 Signal Conversion and Maintenance Logic .......... 1-7

CHAPTER 2  INSTALLATION
2.1 SCOPE ................................................................. 2-1
2.2 UNPACKING AND INSPECTION .............................. 2-1
2.3 PRE-INSTALLATION SETUP PROCEDURES ............... 2-1
2.4 INSTALLATION AND CHECKOUT ............................ 2-5
2.5 JUMPER AND SWITCH CHECKLIST ......................... 2-6
2.6 LOCAL LINK CABLE ................................................. 2-6
2.6.1 Selection ....................................................... 2-7
2.6.2 Installation .................................................... 2-8
2.6.2.1 Connectors ................................................. 2-9
2.6.2.2 Grounding ................................................ 2-10
2.6.3 Maintenance .................................................. 2-10
2.7 FULL-DUPEX/HALF-DUPEX OPERATION .................. 2-11

CHAPTER 3  PROGRAMMING
3.1 INTRODUCTION ..................................................... 3-1
3.2 REGISTERS AND DEVICE ADDRESS SELECTION ....... 3-1
3.3 REGISTER BIT ASSIGNMENTS ............................... 3-2
3.3.1 Data Silo Registers ......................................... 3-3
3.3.2 Out Control Register ...................................... 3-3
3.3.3 In Control Register ......................................... 3-5
3.3.4 Modem Control Register ................................. 3-7
3.3.5 Sync Register ................................................ 3-8
3.3.6 Switch Selectable Registers (R15 and R16) ....... 3-8
3.3.7 Maintenance Register ...................................... 3-8
3.4 PROGRAMMING PROCEDURES ................................. 3-10
### ILLUSTRATIONS

<table>
<thead>
<tr>
<th>Figure No.</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>Line Unit Simplified Block Diagram</td>
<td>1-5</td>
</tr>
<tr>
<td>2-1</td>
<td>Signal Reflections from a Line Fault</td>
<td>2-12</td>
</tr>
<tr>
<td>2-2</td>
<td>Full-Duplex/Half-Duplex Connections</td>
<td>2-13</td>
</tr>
<tr>
<td>3-1</td>
<td>Line Unit Register Configurations and Bit Assignments</td>
<td>3-2</td>
</tr>
<tr>
<td>3-2</td>
<td>Out Control Register Format</td>
<td>3-3</td>
</tr>
<tr>
<td>3-3</td>
<td>In Control Register Format</td>
<td>3-5</td>
</tr>
<tr>
<td>3-4</td>
<td>Modem Control Register Format</td>
<td>3-7</td>
</tr>
<tr>
<td>3-5</td>
<td>Maintenance Register Format</td>
<td>3-8</td>
</tr>
</tbody>
</table>

### TABLES

<table>
<thead>
<tr>
<th>Table No.</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-1</td>
<td>M8201 Jumper Configurations</td>
<td>2-2</td>
</tr>
<tr>
<td>2-2</td>
<td>M8202 Jumper Configurations</td>
<td>2-3</td>
</tr>
<tr>
<td>2-3</td>
<td>Configuration of Switch Pack No. 1</td>
<td>2-4</td>
</tr>
<tr>
<td>2-4</td>
<td>Jumper and Switch Checklist</td>
<td>2-6</td>
</tr>
<tr>
<td>3-1</td>
<td>Line Unit Registers</td>
<td>3-1</td>
</tr>
</tbody>
</table>
CHAPTER 1
INTRODUCTION

1.1 SCOPE
This manual provides the information necessary to install and operate the DMC11 Line Unit. It is organized into three chapters as follows:

   Chapter 1  -  Introduction
   Chapter 2  -  Installation
   Chapter 3  -  Register Descriptions and Programming Information.

This chapter provides a general description of the two basic variations of the DMC11 Line Unit. They are the remote unit (M8201) and the local unit (M8202).

1.2 DMC11 LINE UNIT GENERAL DESCRIPTION
The DMC11 Network Link consists of a synchronous line unit that is controlled by a microprocessor. The DMC11 is used to interconnect PDP-11 computers in local and remote network applications.

This manual covers four models of the line unit. They all contain circuitry to accommodate DDCMP and bit stuffing protocols. However, they are controlled by the DMC11-AD microprocessor that handles only DDCMP.

1.2.1 DMC11-DA and DMC11-FA Line Units (Remote)
The module designation for both these line units is M8201. It contains modem control and level conversion logic that is compatible with both EIA/CCITT V24 and CCITT V35 interfaces. The DMC11-DA is shipped with a cable that accommodates only the EIA/CCITT V24 interface. This line unit has a maximum speed of 19.2K bps. The DMC11-FA is shipped with a cable that accommodates only the CCITT V35 interface and has a maximum speed of 56K bps.

1.2.2 DMC11-MA and DMC11-MD Line Units (Local)
Both of these line units have built-in modems. The module designation for the DMC11-MA option is M8202-YA. It operates at a speed of 1M bps over coaxial cable up to a maximum distance of 6000 feet. The module designation for the DMC11-MD option is M8202-YB. It operates at a speed of 56K bps over coaxial cable up to a maximum distance of 18,000 feet. The coaxial cable is not included with either option.
1.3 DMC11 LINE UNIT SPECIFICATIONS
DMC11-MA and DMC11-MD Line Units (Local)

Operating Mode
- Half-duplex (single cable)
- Full-duplex (two cables)

Data Format
Synchronous serial by bit, least significant bit (LSB) first

Character Size
8 bits

Block Check
16-bit polynomials: CRC-16 and modified CRC-CCITT

Data Rate
- 1,000,000 bps (DMC11-MA)
- 56,000 bps (DMC11-MD)

Maximum Distance
- 6,000 feet (DMC11-MA)
- 18,000 feet (DMC11-MD)

Modulation
Diphase (double frequency) NRZ

Transmitter Timing
RC oscillator, trimmable ±5%

Receiver Timing
From received signal

Line Interface
Transformer coupled

Common Mode Rejection
500 to 1

Transmitter Signal
4 volts P-P (min.)

Receiver Signal
150 mV (min.) P-P

Cable Type
Belden 8232 or equivalent (not supplied)

Connector Type
AMP 20606X series

Mounting Space
One hex SPC slot (DD11B, C, or D), cutout permits use in end slots of backplane as well, provided the Unibus in/out slots contain low height (< 2.5 in.) modules like the M930.

Power Consumption
- 3.0 A at +5 V
- 0.046 A at -15 V
- 0.018 A at +15 V

DMC11-DA and DMC11-FA Line Units (Remote)

Operating Mode
Full- or half-duplex

Communications Channel
Private wire or switched

Data Format
Synchronous, serial by bit, LSB first

Character Size
8 bits
Block Check 16-bit polynomials: CRC-16 and modified CRC-CCITT

Data Rate Up to 19,200 bps (DMC11-DA)
Up to 56,000 bps (DMC11-FA)

Interface RS232C or CCITT V24 compatible (DMC11-DA), CCITT V35 compatible (DMC11-FA)

Modems Bell 208, 209 or equivalent (DMC11-DA)

Signals Supported BA transmit data
DB serial clock transmit (SCT)
BB receive data
DD serial clock receive (SCR)
CC data set ready
CD data terminal ready
CA request to send
CB clear to send
CE ring

Cable 25 foot, with EIA connector supplied

Mounting Space One hex SPC slot (DD11B, C, or D), cutout permits use in end slots of backplane as well, provided the Unibus in/out height (< 2.5 in.) modules like the M930

Power Consumption 3.2 A at +5 V
0.31 A at -15 V
0.03 A at +15 V

1.4 GENERAL DESCRIPTION

1.4.1 Introduction
This section provides a general description of the M8201 and M8202 Line Units.

The DMC11 Line Units (M8201 and M8202) perform the standard functions associated with a synchronous communications device. They are:

Parallel to serial data conversion
Serial to parallel data conversion
SYNC character detection
Leading SYNC character stripping.

In addition, the line units can perform the following functions:

Modem control and monitoring
Cyclic redundancy character testing
  Zero bit stuffing
  Zero bit stripping
Automatic flag transmission
Automatic flag recognition
Automatic abort sequence transmission
Automatic abort sequence recognition
Automatic pad character transmission
1.4.2 Operating Modes
The line units can operate in either of two microprogrammable modes. The modes are:

1. **DDCMP Mode**—This is an 8-bit byte mode of operation. It is designed for the highly efficient byte-oriented Digital Data Communications Message Protocol (DDCMP) using the CRC-16 polynomial.

2. **Bit Stuff Mode**—This is a bit-oriented mode of operation. It is designed for the bit-oriented message protocols using the flag and abort sequences and the modified CRC-CCITT polynomial.

The line unit provides a data path between the microprocessor and a data set (or local link) and vice versa.

1.4.3 Microprocessor – Line Unit Data Path
The following discussion is keyed to the block diagram shown in Figure 1-1.

The microprocessor and line unit communicate through two unidirectional data paths. Signals ALU 0–7 comprise the data path from the microprocessor to the line unit. The line unit appears to the microprocessor as eight registers. The data is passed to the correct register by control signals CROM 0–3. Signal OBW is the strobe.

The line unit communicates with the microprocessor through the Line Unit In Bus (LU IBUS). The microprocessor controls all reading of the line unit registers.

Various maintenance signals are passed to the Maintenance and Miscellaneous logic. These signals control the functioning of the receiver and transmitter in the maintenance mode.

1.4.4 Transmitter
The transmitter portion of the line unit consists of three functional groups of logic. They are:

1. Out Data Silo
2. Transmitter Control
3. Transmitter CRC Logic

This logic performs specific parts of the transmission function. The functions are explained below.

The Out Data Silo is seen as a write only register to the microprocessor. The Transmitter Control logic sees it as a buffer. The silo is a 64-word deep data path between the microprocessor and the Transmitter Control logic.

The hardware implementation of this silo is through the use of First In/First Out (FIFO) devices. The silo effect is necessary because of the speed difference between the serialization process and the data available from the microprocessor. Because of the speed with which the microprocessor could load characters (conceivably, one character every 300 ns) and the speed at which the characters can be serialized (using dial up facilities, approximately one character every 160 μs), there must be a multi-character buffer. Additionally, in order to relieve the microprogram of the need to have timers in order to know when to load another message or when to end a message, the transmitter control bits [Start of Message (SOM) and End of Message (EOM)] are siloed also.
Figure 1-1  Line Unit Simplified Block Diagram

*For Model 202, Signal Conversion Logic interfaces with modem. For Model 201, this logic is replaced by an integral modem.
A typical sequence of operation is:

1. Microprogram loads SOM into the Out Control register.
2. Microprogram loads data into the Out Data Silo.
3. The transmitter detects SOM at the silo output.
4. Request to send is asserted by the transmitter, automatically.
5. Clear To Send and Data Set Ready come true.
6. The transmitter is enabled. Serialization begins.

As long as the SOM bit is true, the data being serialized is not included in the CRC computation.

When the Tx Control detects a character available from the silo without the SOM bit set, it includes that character, and all the characters following it, in the CRC computation.

When EOM is detected, the Tx Control transmits the CRC Check Character (called the BCC). If more data follows the EOM, a new CRC computation is begun.

1.4.5 Receiver

The receiver portion of the line unit consists of three functional groups of logic. They are:

1. In Data Silo
2. Receiver Control
3. Receiver CRC Logic

This logic performs specific parts of the receive function. The functions are explained in the following paragraphs.

The In Data Silo is seen by the microprocessor as a read only register. The Rx Control sees it as an output buffer. The silo is a 64-word deep data path between the Rx Control and the microprocessor.

The hardware implementation of the silo is similar to that used in the transmitter. Input to the In Data Silo is controlled by the Rx Control, while output is controlled by the microprogram. The silo is present for the same reasons mentioned in the discussion of the transmitter.

A typical sequence of operations is:

1. The receiver becomes active after detecting the first data character preceded by two or more synchronizing sequences (one flag sequence in the case of Bit Stuff mode).
2. The data character is included in the CRC computation automatically.
3. The data character is loaded into the silo by the Rx Control.
4. The microprogram detects (by bit testing) both In Active and In Ready (bits 6 and 4, respectively, of the In Control register).
5. The microprogram reads the In Data Silo.

1-6
6. The silo presents In Rdy with each subsequent character.

7. The microprogram, having determined when the message ends, checks the BCC Match bit (bit 0 of the In Control register). If the bit is set, the message had no detected errors.

8. In Bit Stuff mode, the Block End bit (bit 1 of R12) is set with the BCC Match bit, if no errors were detected.

1.4.6 Signal Conversion and Maintenance Logic
The signal conversion and maintenance logic provide automatic modem control, clock sources for the transmitter and receiver, and the receiver data source.
CHAPTER 2
INSTALLATION

2.1 SCOPE
This chapter provides information for installation and checkout of the M8201 and M8202 Line Units.

2.2 UNPACKING AND INSPECTION
The line unit comes in four versions that are described below.

DMC11-DA (For EIA/CCITT V24 Interface)
M8201 – Line Unit Module
BC08R-l or BC08S-1 – Interconnect Cable
BC05C-25 – Modem Cable
H325 – Test Connector

DMC11-FA (For CCITT V35 Interface)
M8201 – Line Unit Module
BC08R-l or BC08S-1 – Interconnect Cable
BC05Z-25 – Modem Cable
H325 – Test Connector

DMC11-MA (Local 1M bps)
M8202-YA – Line Unit Module
BC08R-l or BC08S-1 – Interconnect Cable
12-12528 – Coaxial Test Connector

DMC11-MD (Local 56K bps)
M8202-YB – Line Unit Module
BC08R-l or BC08S-1 – Interconnect Cable
12-12528 – Coaxial Test Connector

Inspect these parts for visible damage. Report any damage or shortage immediately to the shipper and the DIGITAL representative.

2.3 PRE-INSTALLATION SETUP PROCEDURES

NOTE
The line unit cannot function without the DMC11-AD Microprocessor (M8200). It is assumed that the DMC11-AD has been installed and checked out in accordance with Chapter 2, Installation, of the Microprocessor Manual (EK-DMCUP-MM-001).
Before installing the line unit, check the jumpers and switches to be sure that they are in the normal configuration.

1. **Jumpers** – The M8201 Line Unit contains six jumpers (W1–W5). The M8202 Line Unit contains six jumpers (W1–W6). Refer to the components location drawing in the print set to locate the jumpers. The normal jumper configurations are described in Table 2-1 for the M8201 and Table 2-2 for the M8202.

**Table 2-1 M8201 Jumper Configurations**

<table>
<thead>
<tr>
<th>Jumper Number</th>
<th>Normal Configuration</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>W1</td>
<td>Installed</td>
<td>With this jumper installed, the transmitter CRC character is not inverted by the CRC register output gate. This jumper must be in to ensure proper operation of codes CRC-16 and CCITT under the discipline of DDCMP and Bit Stuff protocols. If the user removes this jumper for some special reason, the Transmitter CRC character is inverted by the CRC register output gate. The diagnostic will fail also.</td>
</tr>
<tr>
<td>W2</td>
<td>Installed</td>
<td>Jumpers W2 and W3 are used together.</td>
</tr>
<tr>
<td>W3</td>
<td>Removed</td>
<td>With W2 installed and W3 removed, the modem Data Set Ready line controls the state of signal D16 MODEM RDY H. With W3 installed and W2 removed, signal D16 MOD- EM RDY H is always asserted. This feature accommodates modems that require Data Set Ready to be on continuously.</td>
</tr>
<tr>
<td>W4</td>
<td>Installed</td>
<td>Jumpers W4 and W5 are used together.</td>
</tr>
<tr>
<td>W5</td>
<td>Removed</td>
<td>With W4 installed and W5 removed, signal D15 DTR H controls the state of the modem Request to Send line. With W5 installed and W4 removed, the Request to Send line is on continuously. This feature accommodates modems that require this condition.</td>
</tr>
</tbody>
</table>
Table 2-2  M8202 Jumper Configurations

<table>
<thead>
<tr>
<th>Jumper Number</th>
<th>Normal Configuration</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>W1</td>
<td>Installed</td>
<td>With this jumper installed, the transmitter CRC character is not inverted by the CRC register output gate. This jumper must be in to ensure proper operation of codes CRC-16 and CCITT under the discipline of DDCMP and Bit Stuff protocols. If the user removes this jumper for some special reason, the Transmitter CRC character is inverted by the CRC register output gate. The diagnostic will fail also.</td>
</tr>
<tr>
<td>W2, W3</td>
<td>Removed</td>
<td>When installed, the modem receiver protection transformer is disabled. Installation is not recommended.</td>
</tr>
<tr>
<td>W4, W5</td>
<td>Removed</td>
<td>When installed, the modem transformer protection is disabled. Installation is not recommended.</td>
</tr>
<tr>
<td>W6</td>
<td>Removed</td>
<td>Installed for 1-wire half-duplex operation only.</td>
</tr>
</tbody>
</table>

2. **Switch Packs No. 2 and No. 3** — Switch packs no. 2 and no. 3 are both eight switch DIPs. Switch pack no. 2 is Register 15 and is installed in location E87 on the M8201 Line Unit and in location E90 on the M8202 Line Unit. Switch pack no. 3 is Register 16 and is installed in location E88 on the M8201 Line Unit and in location E91 on the M8202 Line Unit.

When the line unit module is shipped, all switches in both packs are OFF. This is the default status (377).

These switches are a function of the down-line loading feature of the DMC11. After installation, the switches can be positioned to accommodate the user’s requirements. For details, refer to Chapter 3 in the *Microprocessor Manual*.

3. **Switch Pack No. 1** — Switch pack no. 1 is an eight switch DIP that is installed in location E26 on the M8201 Line Unit and in location E29 on the M8202 Line Unit.

For the M8201, all switches except no. 5 are used. For the M8202, all switches except nos. 4, 5, and 8 are used. The ON and OFF positions and the switch numbers are marked on the package. The switches are the rocker type and are pushed to the desired position.

Table 2-3 describes the normal configuration for switch pack no. 1.
<table>
<thead>
<tr>
<th>Switch Number</th>
<th>Normal Position</th>
<th>Function</th>
</tr>
</thead>
</table>
| 1             | OFF            | With S1 OFF, signal D14 GRTP is low which enables the following ROMs.  
|               |                | Transmitter Function Decode ROM  
|               |                | Transmitter Data Decode ROM  
|               |                | Receiver Decode ROM  
|               |                | Receiver Function ROM  
| 2             | OFF            | During servicing with the automatic module tester, if S1 is ON, signal D14 GRTP is high, which disables these ROMs.  
| 3             | OFF            | With S2 OFF, signal D14 NO CRC is low, which allows the CRC function to be enabled.  
| 4             | OFF            | With S2 ON, the CRC function is inhibited.  
|               | OFF            | With S3 OFF, signal D14 SEC MODE is low, which inhibits operation of the line unit in the secondary mode. This mode is applicable only in the Bit Stuff protocols.  
|               | OFF            | With S4 OFF, Received Data, Modem Receive Clock, and Modem Transmit Clock are presented to the line unit through the EIA/CCITT V24 interface.  
|               | OFF            | With S4 ON, these signals are received through the CCITT V35 interface.  
|               |                | This switch is used only on the M8201 Line Unit.  
| 5             | OFF            | Not used.  
| 6             | OFF            | Signal D14 SECURE is associated with this switch. It is bit 0 of the Modem Control register. This bit is reserved and is read only.  
| 7             | Module Dependent | Signal D14 SW is associated with this switch. It is read only bit 1 of the Modem Control register. It is read by the diagnostics and indicates the type of line unit.  
|               |                | With an M8201 Line Unit, S7 should be ON (D14 SW is low).  
|               |                | With an M8202 Line Unit, S7 should be OFF (D14 SW is high).
Table 2-3  Configuration of Switch Pack No. 1 (Cont)

<table>
<thead>
<tr>
<th>Switch Number</th>
<th>Normal Position</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>ON</td>
<td>With S8 ON, the internal RC clock is sent to the modem cable connector (J1) on the M8201 Line Unit. During servicing with the H325 test connector installed on the modem cable, the RC clock is sent back to the line unit as the transmit and receive clocks. During normal operation, the switch should remain ON. This switch is used only on the M8201 Line Unit.</td>
</tr>
</tbody>
</table>

2.4 INSTALLATION AND CHECKOUT
The M8201 and M8202 Line Units are hex modules. They do not interface with the Unibus so module edge connectors A and B are not required. As a result, the corner of the module in the vicinity of the A and B connectors has been removed. This allows the M8201 or M8202 to be installed in the end slots of the DD11-B, C, or D System Interfacing Units. The module plugs into connectors C, D, E, and F and fits over the Unibus cable connectors and short length (approximately 2-1/2 in.) Unibus terminator that are installed in connectors A and B.

Proceed with the installation and checkout as follows.

1. Install the M8201 or M8202 Line Unit.

2. Interconnect the line unit and the microprocess using cable BC08R-1 or BC08S-1 which is a 1-foot long 40 conductor flat mylar cable with H856 female connectors on each end. The mating connector on the microprocessor and line unit is an H854 male connector. On the microprocessor this connector is designated J1. On the M8201 Line Unit it is designated J2 and on the M8202 Line Unit it is J1.

3. On the M8201 Line Unit, install the BC05C-25 cable to connector J1. On the other end of this cable, connect the H325 test connector.

   On the M8202 Line Unit, install the 12-12528 coaxial test connector that ties the two coaxial pigtails together. These two 3-foot cables are soldered to the M8202.

4. Run MAINDEC-11-DZDME and -DZDMF to verify correct line unit operation.

5. Run MAINDEC-11 DZDMG to verify correct line unit/microprocessor system operation.

6. Remove the test connector from the line unit.

**M8201** - Connect the BC05C-25 Cinch connector to the customer supplied modem.

**M8202** - Connect the coaxial pigtails to the customer supplied coaxial cables.

**CAUTION**
The maximum allowable length for the BC05C or BC05Z cable is 50 feet.
2.5 JUMPER AND SWITCH CHECKLIST
Table 2-4 represents a concise checklist of the M8201 and M8202 Line Unit switch settings and jumper configuration as shipped.

Table 2-4 Jumper and Switch Checklist

<table>
<thead>
<tr>
<th>Jumper Designation</th>
<th>DMC11-DA M8201</th>
<th>DMC11-FA M8201</th>
<th>DMC11-MA/MD M8202</th>
</tr>
</thead>
<tbody>
<tr>
<td>W1</td>
<td>IN</td>
<td>IN</td>
<td>IN</td>
</tr>
<tr>
<td>W2</td>
<td>IN</td>
<td>IN</td>
<td>OUT</td>
</tr>
<tr>
<td>W3</td>
<td>OUT</td>
<td>OUT</td>
<td>OUT</td>
</tr>
<tr>
<td>W4</td>
<td>IN</td>
<td>IN</td>
<td>OUT</td>
</tr>
<tr>
<td>W5</td>
<td>OUT</td>
<td>OUT</td>
<td>OUT</td>
</tr>
<tr>
<td>W6</td>
<td>NA</td>
<td>NA</td>
<td>IN FOR HD</td>
</tr>
</tbody>
</table>

Settings For Switch Pack No. 1

<table>
<thead>
<tr>
<th>Setting</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>S2</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>S3</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>S4</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td>S5</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>S6</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>S7</td>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td>S8</td>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
</tr>
</tbody>
</table>

Settings for Switch Pack Nos. 2 and 3

<table>
<thead>
<tr>
<th>Setting</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1-S8</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
</tbody>
</table>

NOTES

1. Switch Pack Locations

SP1-E26 on M8201 and E29 on M8202
SP2-E87 on M8201 and E90 on M8202
SP3-E88 on M8201 and E91 on M8202

2. All switches OFF in SP2 and SP3 represents the default status. Reference the DMC11 Microprocessor Manual for details on the use of these switches.

2.6 LOCAL LINK CABLE
This section discusses the selection, installation, and maintenance of the local link cable. This cable must serve two purposes. The link cable must deliver the generated signal to the receiver with sufficient amplitude to exceed the receiver threshold and it must shield the signal from external electrical noise.
2.6.1 Selection
For use in the DMC11, DIGITAL recommends the Belden 8232 double-shielded (triaxial) cable, or its equivalent. The electrical characteristics are listed below. The nominal specifications are given unless otherwise stated.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inductance</td>
<td>0.097 μH/ft (0.318 μH/meter)</td>
</tr>
<tr>
<td>Capacitance</td>
<td>17.3 pF/ft (56.7 pF/meter)</td>
</tr>
<tr>
<td>Vel. of Prop.</td>
<td>78 percent</td>
</tr>
<tr>
<td>Impedance</td>
<td>75 Ω</td>
</tr>
<tr>
<td>Attenuation (MHz)</td>
<td>dB/ft</td>
</tr>
<tr>
<td>1</td>
<td>0.25</td>
</tr>
<tr>
<td>10</td>
<td>0.8</td>
</tr>
<tr>
<td>50</td>
<td>1.8</td>
</tr>
<tr>
<td>100</td>
<td>2.7</td>
</tr>
<tr>
<td>Voltage Rating</td>
<td>175 Vrms</td>
</tr>
<tr>
<td>Sweep Test</td>
<td>22 dB min</td>
</tr>
<tr>
<td>Conductor dc Resistance</td>
<td>34.5 Ω/1000 ft (111.5 Ω/km)</td>
</tr>
<tr>
<td>Shield dc Resistance (each shield)</td>
<td>2.6 Ω/1000 ft (8.53 Ω/km)</td>
</tr>
</tbody>
</table>

The required physical characteristics are:

- Triaxial
- Cellular polyethylene insulation
- 20 AWG center conductor

The Belden 8232 cable meets all of these requirements. The cable provides the required 75 Ω match to the line unit transmitter and receiver circuits. Its double shield provides excellent noise rejection. The combination of the 20 AWG center conductor and cellular polyethylene dielectric provides low signal loss and distortion. The polyethylene jacket has excellent weather and abrasion resistance, very good chemical resistance, fair flexibility, and it does not contaminate the other dielectric. Other typical communications cable types (i.e., typical RG 59/u coax with 22 AWG conductor) using a solid polyethylene dielectric and single shield cannot be used for a 6000 foot connection.

When selecting cable, several factors must be considered in determining cable attenuation. The value given by the cable vendor is for room temperature and is nominal, being subject to deviation up to 20 percent. The attenuation increases with temperature at approximately 0.20%/°C (0.11%/°F). At 50°C (122°F) an additional loss of 5 percent over the room temperature specification can be expected. Finally, use at elevated temperatures causes aging at a faster than normal rate and, after five years, could produce yet another permanent 10 percent increase in attenuation. Thus the initial nominal 2.6 dB/1000 ft loss could become, after five years use at high temperature, 5.2 dB/1000 ft worst case.
2.6.2 Installation

The characteristics of the local link cable should be measured prior to installation. In particular, there are two parameters that the user should measure and note for future reference. These are the propagation time delay, which can be measured with a pulse generator and an oscilloscope, and the dc resistance of the cable with the far end of the center conductor shorted to the inner shield. For the Belden 8232, these parameters can be expected to be nominally 1.30 ns/ft and 32 Ω/1000 ft. Once the cable is installed, and both ends, therefore, are not available at the same place, the latter parameter can still be measured easily, and the former can be measured by use of the time domain reflectometry (TDR) method described in Paragraph 2.6.3.

While installing the cable, make a complete map of its layout, showing the position of the cable with respect to buildings, equipment and so forth, and also the locations of all access points, including not only splices and in-line connectors, but also pull boxes. Carefully measure and record cable lengths between landmarks. Such a map will facilitate maintenance greatly.

The user must take the following factors into account when installing the local link cable.

TEMPERATURE – The polyethylene used as the dielectric material in most coaxial and triaxial cables begins to soften above 80° C. As the conductor moves off center, variations in cable characteristics occur. If installed under tension with sharp bends, the conductor may short to the shield. Additionally, the open circuit resistance should be measured after installation to ensure against shorts incurred during installation. This resistance should be ≥ 20 kΩ. The closed circuit resistance should be 36.1 Ω/ft.

MOISTURE – Moisture or moisture-related impurities may enter the cable through cuts or scratches in the outer jacket or through improperly installed connectors. Minute amounts of water vapor will condense into water, which can migrate along the braid. Water condensed from a polluted atmosphere can contaminate the entire length of cable, shorten its lifetime, and seriously degrade performance.

PULLING TENSION – For most environmental conditions it is generally preferred that the cable be installed in conduit, through which the cable must be pulled. During installation, the total pulling tension on the 20 AWG center conductor must not exceed 12 pounds (8N). For ease in maintenance, it is best to divide the cable into sections. For long cable runs in conduit, it is convenient to have a pull box every 100 feet or equivalent. A 90 degree conduit bend is equal to 30 feet of straight level conduit. It is recommended that an antifriction agent be used during pulling, provided the agent is compatible with the cable jacket material.

SPLICES AND CONNECTORS – The cable layout should provide access points for test purposes and for replacing defective sections (Paragraph 2.6.2.2). Strain relief must be provided at all splices and in-line connectors.

RECOMMENDED WIRING PRACTICES – Chapter 8, Article 800, of the National Electric Code defines wiring rules for communications circuits. These rules must be observed for safe operation of the DMC11. In particular, note these provisions of the code:

"Communication conductors shall not be placed in a raceway, compartment, outlet box, junction box or similar fitting with conductors for light and power. . ."

"Communication conductors may be run in the same shaft with conductors for light and power provided the conductors of the two systems are separated by at least two inches."

"Suitable protective devices must be employed for wiring between buildings."

2-8
SURGE WITHSTAND CAPABILITY – The receiver has no provision for protection against normal mode voltage surges exceeding 30 V. If surge withstand is required, the user must install a separate circuit to condition signals to the receiver.

NOISE – The M8202 is designed to operate with a common mode rejection ratio \( \geq 500:1 \). Cable selection, installation grounding, and noise suppression are means of reducing line error rates.

2.6.2.1 Connectors – The following components are recommended for use in joining cable sections and for connecting the cable to the M8202 pigtails. These components are manufactured by AMP Inc., Harrisburg, Pennsylvania.

<table>
<thead>
<tr>
<th>Component</th>
<th>DIGITAL Part No.</th>
<th>AMP Part No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cable clamp</td>
<td>12-11430</td>
<td>206062-1</td>
</tr>
<tr>
<td>Male housing</td>
<td>12-12527</td>
<td>206152-1</td>
</tr>
<tr>
<td>Male pin</td>
<td>12-12001</td>
<td>66536-2</td>
</tr>
<tr>
<td>Female housing</td>
<td>12-12526</td>
<td>206060-1</td>
</tr>
<tr>
<td>Female pin</td>
<td>12-12000</td>
<td>66594-2</td>
</tr>
</tbody>
</table>

The connectors are installed by crimping the pins to the cable; the recommended crimper is the AMP Type V1, 90293-1. It is very unlikely that one can install a set of connectors without requiring the use of an ejector, to remove pins that have been inserted incorrectly; the proper ejector for the above pins is the AMP 305183.

The pin holes in the housing and receptacle are numbered. When working with a connector, always orient it so that hole 1 is at the top, then hole 4 is at the bottom, and the holes on either side are 2 and 3.

1. The cable clamp assembly is supplied as a shell, two screws, and three clamps, of which the one for the largest cable size should be used. Slide the shell onto the cable.

2. Dress the center conductor back enough so it will fit into a pin with the pin crimped to its insulation as well as to the conductor. Dress both shields back about another 1/2 inch, and taper the final 1/2 inch of the inner insulation so that its tip fits into the pin, and about 1/4 inch fits into the connector, along with the center conductor. Crimp the pin to both the conductor and its insulation, and insert the pin in hole 1.

3. Separate the inner shield into two parts, attach pins to them, and insert the pins into holes 2 and 3.

4. Pull the outer shield together, insulate it from the inner shield, crimp a pin to it, and insert the pin in hole 4.

5. Screw the shell into the housing, and screw the clamp to the shell.

6. After male and female connectors have been plugged together, screw the other ring of the female housing over the male housing.

Both M8202 pigtails have female connectors; therefore, the local link cable must have a male connector. The connectors at the ends of the cables are installed in the same manner previously described except that the outer shield must be grounded at the ends as described in Paragraph 2.6.2.2. The male connector is made up for the computer connection. The wire protruding from the back end of the connector is the outer shield.
2.6.2.2 Grounding – The outer braided shield of the cable must be grounded near, but not to, the computer system chassis. The grounding conductor should be connected to a water pipe electrode or, if none is available, to the power service conduit, service equipment closure, or grounding electrode conductor where the grounding conductor of the power service is connected to a water pipe electrode at the building.

When neither of these means of grounding is available, it is permissible to connect the grounding conductor to the service conduit, service equipment enclosure, grounding electrode conductor, or grounding electrode of the power service of a multigrounded neutral power system.

If it is impossible to ground the cable shield by one of the above methods, connect the grounding conductor to one of the following:

1. A concrete-encased electrode of not less than 20 feet of bare copper conductor, no smaller than 4 AWG, encased in at least 2 inches of concrete, and located within and near the bottom of a concrete foundation footing that is in direct contact with the earth.

2. An effectively grounded metal structure.

3. A continuous and extensive underground gas-piping system, where acceptable to both the servicing gas supplier and to the authority having jurisdiction.

4. A ground rod or pipe driven into permanently damp earth.

**WARNING**

Under no circumstances shall the grounding conductor be connected to a steam or hot water pipe, a lightning rod conductor, or pipe or rod electrodes grounding other than multiground neutral power circuits.

2.6.3 Maintenance

For maintenance purposes, the user should keep a record of the initial cable characteristics, particularly the propagation time delay and short circuit line resistance as indicated at the beginning of Paragraph 2.6.2. Once the system is operational, record the received signal amplitude at the M8202. Then repeat this measurement at every scheduled preventive maintenance (PM) date (at least four times per year). If a deviation of 20 percent is observed in the signal amplitude, disconnect both ends of the cable from the M8202 and measure both the open circuit and short circuit resistance of the line. If the measured open circuit resistance is less than 20 MΩ, inspect the cable for contamination of the dielectric and for adverse effects of sharp bends or stress points, elevated temperatures, or aging. If the line resistance with a shorted end increases above the value measured at installation, inspect the cable for loose connectors, contaminated connectors, and excessive tension.

**LOCATING A DEFECTIVE SECTION** – An ohmmeter can be used to diagnose an open line or a low impedance shorted line, by checking one section at a time until the faulty section is located. If the cable is not partitioned into small enough sections, the distance to the fault can be measured by making use of TDR.
Although TDR cable testers are available from Tektronix and others, a pulse generator and oscilloscope can be used for approximate measurements. Disconnect both ends of the cable, and drive one end with a 5 V peak, 100 ns wide pulse with a repetition rate below 10 kHz. Measure the time interval between the leading edge of the driven pulse and the leading edge of the first reflection. The reflected pulse will be in the 10 mV to 1 V range. It will be normal for a line open, but inverted for a line short. Figure 2-1 shows typical oscilloscope traces for both cases. The time interval represents the propagation time delay for a round trip from the signal generator to the fault and back again. The distance D to the fault in feet (meters) is

\[ D = \frac{T_p}{2p} \]

where \( T_p \) is the measured time delay in nanoseconds, and \( p \) is the propagation time in nanoseconds per foot (meter) recorded before the cable was installed.

2.7 FULL-DUPLEX/HALF-DUPLEX OPERATION

The DMC11 is capable of either full-duplex or half-duplex operation. The microprogram controls the transmitter-receiver interaction in half-duplex mode in order to minimize the line control contention problems.

While there are few considerations required when selecting half-duplex operation of the DMC11-DA or DMC11-FA Units, careful thought should be given to the selection of full- or half-duplex operation of the DMC11-MA/DMC11-MD Line Units.

Full- or half-duplex operation of the DMC11-DA/FA requires selecting the proper data set and informing the microprogram that half-duplex mode has been selected.

Operation of the DMC11-MA/MD Line Units requires hardware considerations. Full-duplex operation requires two separate local link cables. Half-duplex operation requires only one. The two cable requirement for full-duplex operation cannot be eliminated through the use of a dual coax/triax cable.

While full-duplex operation requires two cables, it also provides full throughput potential. Half-duplex operation implies half the throughput potential, but requires only one cable. The following factors should be considered when selecting full-duplex or half-duplex operation.

1. Traffic Flow – Is most of the data going one way or is data flow nearly equal in both directions?

2. Data Rate – Is it necessary to use maximum data rate now and in the foreseeable future?

3. Cable Expense – Is the two cable full-duplex operation worth the expense?

The local link line units (DMC11-MA/MD) require installation of the W6 jumper for half-duplex operation. This allows either line unit pigtail to be used as the output connection to the local link cable.

The connection to the local link cable is made so that the local transmitter pigtail is connected to the distant receiver pigtail through the local link cable (Figure 2-2).

In the case of half-duplex operation, the connection to the local link cable is made with either of the pigtails (Figure 2-2).
Figure 2-1  Signal Reflections from a Line Fault
Figure 2-2  Full-Duplex/Half-Duplex Connections
CHAPTER 3
PROGRAMMING

3.1 INTRODUCTION
This chapter contains general programming information. It is divided into two sections: one lists the register bit functions and the other discusses programming procedures.

3.2 REGISTERS AND DEVICE ADDRESS SELECTION
The nine registers used in the line unit are shown in Table 3-1. They are all 8 bit registers.

<table>
<thead>
<tr>
<th>Name</th>
<th>Address</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>In Data Silo</td>
<td>10</td>
<td>Read only</td>
</tr>
<tr>
<td>Out Data Silo</td>
<td>10</td>
<td>Write only</td>
</tr>
<tr>
<td>Out Control Register</td>
<td>11</td>
<td>Read/write</td>
</tr>
<tr>
<td>In Control Register</td>
<td>12</td>
<td>Read/write</td>
</tr>
<tr>
<td>Modem Control Register</td>
<td>13</td>
<td>Read/write</td>
</tr>
<tr>
<td>Sync Register</td>
<td>14</td>
<td>Read/write</td>
</tr>
<tr>
<td>Register 15</td>
<td>15</td>
<td>Bits are switch selectable Read only</td>
</tr>
<tr>
<td>Register 16</td>
<td>16</td>
<td>Bits are switch selectable Read only</td>
</tr>
<tr>
<td>Maintenance Register</td>
<td>17</td>
<td>Read/write</td>
</tr>
</tbody>
</table>

The DMC11 (microprocessor plus line unit) is assigned a device address in the floating address space, which includes addresses 7600010 through 764000. The device address selection logic is located physically on the microprocessor module. The line unit registers are selected by four address signals from the microprocessor.
3.3 REGISTER BIT ASSIGNMENTS

Bit assignments for all the registers are shown in Figure 3-1. If applicable, the register is described by showing a bit assignment illustration and an accompanying table that discusses each bit in detail.

![Diagram of register bit assignments]

Figure 3-1 Line Unit Register Configurations and Bit Assignments
The cable that connects the line unit and the microprocessor contains two busses. The IN BUS (IBUS) carries information from the line unit to the microprocessor. The OUT BUS (OBUS) carries information from the microprocessor to the line unit.

### 3.3.1 Data Silo Registers

The line unit contains two Data Silo registers. They are the In Data Silo, which is read only, and the Out Data Silo, which is write only. The two buses (In Bus and Out Bus) that interconnect the line unit and microprocessor allow these registers to share the same address (10 octal). When register 10 is selected on the In Bus, the data in the In Data Silo is read by the microprocessor. This is an 8-bit data character from the receiver. When register 10 is selected on the Out Bus, the microprocessor writes data into the Out Data Silo. This is an 8-bit data character to be transmitted.

Both silos are 64 × 12 bit FIFOs. The In Data Silo and Out Data Silo each contain 8 bits (0–7 of the silo). In each case, the remaining four bits (8–10) belong to another register. For the In Data Silo, these are bits 0–3 of the In Control register (11 octal). For the Out Data Silo, these are bits 0–3 of the Out Control register (12 octal).

In Control register bits 0–4 are updated every time register 10 is read. Therefore, they must be read before register 10 is read or they will be lost.

Out Control register bits 0–4 are passed to the transmitter through the silo every time register 10 is written into. Therefore, if control information is to be passed, these bits must be written into before register 10 is written into.

### 3.3.2 Out Control Register (Figure 3-2)

![Figure 3-2 Out Control Register Format](image-url)

NOTE:
Bits 0–3 are passed to the transmitter through the silo every time register 10 is written into. Therefore, if control information is to be passed, these bits must be written into before register 10 is written into.
<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 0   | TSOM
(Transmit Start of Message) | This bit is used to initiate the start of a new message. DDCMP Mode: The Sync character must be loaded into the Out Data Silo along with the TSOM bit. This character is transmitted as the Sync character until TSOM is cleared. Until it is cleared, the characters are not included in the CRC accumulation. When TSOM is cleared, the present Sync character is transmitted and is followed by data. All data is included in the CRC accumulation, if CRC is enabled. Once TSOM has been set, the CRC accumulation cannot be inhibited unless the line unit is initialized. Bit Stuff Mode: When TSOM is set, a flag character is automatically transmitted. The character that is loaded with the TSOM bit is lost. Flag characters are automatically transmitted as long as TSOM is set. When data is to be transmitted, TSOM is cleared and data is loaded into the Out Data Silo. At the completion of the current flag character, the actual transmission of data begins. All information to be transmitted is included in the CRC accumulation, if the CRC function is enabled. This bit is program write only. It is cleared by the initialization logic and by the fact that data was loaded into the Out Data Silo. This bit is loaded into the silo and passed to the transmitter through the silo. |
| 1   | TEOM
(Transmit End of Message)  | This bit is used to terminate the message in progress and control the transmission of the CRC character, if the CRC function is enabled. DDCMP Mode: When TEOM is set, the CRC character is transmitted. If no more messages are pending (TSOM cleared), the transmitter is shut down. Bit Stuff Mode: When TEOM is set, the character loaded with it is lost. The CRC character is transmitted. If no more messages are pending, the transmitter is shut down by having a second TEOM in the silo. This generates a single terminating or inter-message flag. This bit is program write only. It is cleared by the initialization logic and by the TSIP flip-flop, which is set whenever data is loaded into the Out Data Silo. This bit is loaded into the silo and passed to the transmitter through the silo. |
<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2, 3</td>
<td>Reserved</td>
<td>These bits are program write only. They are cleared by the initialization logic and by the TSIP flip-flop, which is set whenever data is loaded into the Out Data Silo.</td>
</tr>
<tr>
<td>4</td>
<td>OUT RDY (Out Ready)</td>
<td>When asserted, this bit informs the microprocessor that the transmitter is ready to accept data. It indicates that space is available in the Out Data Silo. The microprocessor loads the Out Data Silo and then reads OUT RDY. The speed of the microprocessor allows OUT RDY to be read and interpreted as true before the silo has loaded the data. Therefore, one cycle must elapse between loading the silo and reading OUT RDY. This bit is read only.</td>
</tr>
<tr>
<td>5</td>
<td>Reserved</td>
<td>Read only. This bit is switch selectable.</td>
</tr>
<tr>
<td>6</td>
<td>OUT ACTIVE</td>
<td>OUT ACTIVE informs the microprocessor of the status of the transmitter. When it is set, the transmitter is active. This bit is read only. It is set by the hardware and cleared by the initialization logic.</td>
</tr>
<tr>
<td>7</td>
<td>OCLRP (Out Clear)</td>
<td>This bit is used to clear all the transmitted functions. OCLRP is program write only.</td>
</tr>
</tbody>
</table>

### 3.3.3 In Control Register (Figure 3-3)

![In Control Register Format](image)

**Figure 3-3 In Control Register Format**
<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>BCC MATCH</td>
<td>BCC MATCH is the output of the receiver CRC error logic that monitors the contents of the CRC register. With the CRC function enabled, BCC MATCH is asserted at the end of an errorless message. In the DDCMP protocol, the contents of the Receiver CRC register equal zero when an errorless message has been received. In the SDLC protocol, the contents of the Receiver CRC Register equal 016417. This bit is read only and is updated every time register 10 is read.</td>
</tr>
<tr>
<td>1</td>
<td>BLOCK END</td>
<td>BLOCK END is used to inform the microprocessor, in SDLC mode, that a terminating flag has been received. This flag may be the leading flag for the next message. The BLOCK END bit is loaded with the high byte of the CRC character; therefore, the BLOCK END bit along with the BCC MATCH bit should be used to indicate reception of a good message. This bit is read only and is not used in the DDCMP mode. It is updated every time register 10 is read.</td>
</tr>
<tr>
<td>2, 3</td>
<td>Reserved</td>
<td>Read only.</td>
</tr>
<tr>
<td>4</td>
<td>IN RDY</td>
<td>When asserted, this bit informs the microprocessor that received data is ready for processing. It indicates that data is available at the output of the In Data Silo. This bit is read only.</td>
</tr>
<tr>
<td>5</td>
<td>ALT LU LOOP</td>
<td>During maintenance, this bit is set to loop the receiver on the transmitter with no connection to the modem control lines. This bit is program read/write.</td>
</tr>
<tr>
<td>6</td>
<td>IN ACTIVE</td>
<td>When asserted, this bit informs the microprocessor that the receiver is in the data reception mode; that is, it is receiving data or CRC characters. DDCMP Mode: IN ACTIVE is asserted upon receipt of the first non-sync character. SDLC Mode: IN ACTIVE is asserted upon receipt of the first data character.</td>
</tr>
<tr>
<td>7</td>
<td>ICLR P</td>
<td>This bit is used to clear all the receiver functions. ICLR P is program write only.</td>
</tr>
</tbody>
</table>
### 3.3.4 Modem Control Register (Figure 3-4)

![Modem Control Register Format](image)

**Figure 3-4** Modem Control Register Format

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>SECURE</td>
<td>The function of this bit is reserved for future use. This read only bit is selected by a switch. SECURE is asserted when the switch is OFF (open).</td>
</tr>
<tr>
<td>1</td>
<td>SW</td>
<td>The function of this bit is reserved for future use. This read only bit is selected by a switch. SW is asserted when the switch is OFF (open).</td>
</tr>
<tr>
<td>2</td>
<td>CS (Clear to Send)</td>
<td>The CS bit informs the microprocessor of the state of the modem Clear to Send line. This bit and MODEM RDY (bit 3) must be asserted simultaneously to generate SEND, which is the transmitter enabling signal. This bit is read only.</td>
</tr>
<tr>
<td>3</td>
<td>MODEM RDY (Modem Ready)</td>
<td>The MODEM RDY bit informs the microprocessor of the state of the Modem Ready line. On the M8201 Line Unit, this signal can be held asserted permanently through the use of a jumper. On the M8202 Line Unit, this signal is asserted when power is turned on. This bit is read only.</td>
</tr>
<tr>
<td>4</td>
<td>HDX (Half-Duplex)</td>
<td>The HDX bit is used to put the line unit in the half-duplex mode. When this bit and the Request to Send bit are asserted, the receiver clock is inhibited, which blinds the receiver during operation in the half-duplex mode. This bit is program read/write and can be directly cleared by the clear signal from the microprocessor.</td>
</tr>
<tr>
<td>Bit</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>-----</td>
<td>-----------------------</td>
<td>---------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>5</td>
<td>RS (Request to Send)</td>
<td>The RS bit informs the microprocessor of the state of the modem Request to Send line. This bit is controlled by the line unit logic and not by the microprocessor. It is cleared by absence of data or by the initialization logic. This bit is read only.</td>
</tr>
<tr>
<td>6</td>
<td>DTR (Data Terminal Ready)</td>
<td>The DTR bit enables the modem via the Data Terminal Ready line. This bit is program read/write. It is directly set by the initialization logic but it can be cleared only by writing a 0 into it.</td>
</tr>
<tr>
<td>7</td>
<td>RING</td>
<td>The RING bit informs the microprocessor of the state of the modem Ring line. RING is inhibited on the M8202 Line Unit. This bit is read only.</td>
</tr>
</tbody>
</table>

3.3.5 Sync Register
The Sync register is an 8-bit program read/write register.

DDCMP Mode: The register is loaded with a program selectable sync character.

SDLC Mode: In the secondary mode, this register is loaded with the secondary station address. This 8-bit character follows the initial flag in the SDLC message format.

3.3.6 Switch Selectable Registers (R15 and R16)
Both of these registers are DIPs containing eight switches each. The program determines the function of both registers.

3.3.7 Maintenance Register (Figure 3-5)

![Figure 3-5 Maintenance Register Format](image-url)
<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>MODE</td>
<td>The MODE bit selects the protocol (DDCMP or SDLC families). When set, DDCMP is selected; when cleared, SDLC is selected. During initialization, the CLEAR signal from the microprocessor sets this bit to select DDCMP. This bit can be cleared (SDLC selected) only by writing a 0 into it. This bit is read/write.</td>
</tr>
<tr>
<td>1</td>
<td>ECS (Internal Clock)</td>
<td>ECS is the output of the internal RC clock (approximately 10 kHz).</td>
</tr>
<tr>
<td>2</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>ICIR (In Composite Input Ready)</td>
<td>When asserted, this bit indicates that the In Data Silo is ready to accept data.</td>
</tr>
<tr>
<td>4</td>
<td>OCOR (Out Composite Output Ready)</td>
<td>When asserted, this bit indicates that data is ready at the output of the Out Data Silo.</td>
</tr>
<tr>
<td>5</td>
<td>SI (Serial Input)</td>
<td>SI is the serial input data from the modem.</td>
</tr>
<tr>
<td>6</td>
<td>QI (Quotient In)</td>
<td>QI is the least significant bit of the Receiver CRC register.</td>
</tr>
<tr>
<td>7</td>
<td>QO (Quotient Out)</td>
<td>QO is the least significant bit of the Transmitter CRC register.</td>
</tr>
</tbody>
</table>
3.4 PROGRAMMING PROCEDURES

The following programming procedures must be used to ensure proper operation of the line unit.

1. Transmit Start of Message (TSOM) and Transmit End of Message (TEOM) are bits 0 and 1 of the Out Control register. TSOM and TEOM are loaded into this register by the microprocessor. These bits are sent from the Out Control register to the Transmitter Buffer when the microprocessor loads a character (sync, data, etc.) into the Out Data Silo register. If set, the control bit (TSOM or TEOM) goes along with the character. However, the Load signal for the Out Data Silo also clocks the TSIP flip-flop, which clears the TSOM and TEOM bits in the Out Control register.

Therefore, always load the TSOM or TEOM bit into the Out Control register before loading the Out Data Silo. The control information is cleared from this register automatically as the Out Data Silo accepts the data.

2. In the SDLC mode, the data written into the Out Data Silo with either TSOM or TEOM is lost. This is an internal function that is performed automatically by the transmitter control logic. Physically, this is accomplished by inhibiting the loading of the Transmitter Data Shift register.

In place of the shift register output, the transmitter control logic transmits a flag character when TSOM is set and it sends the transmitter CRC check character when TEOM is set. If both TEOM and TSOM are set, 16 zeros are sent.

3. BCC MATCH and BLOCK END are bits 0 and 1 of the In Control register. Physically, they are part of the 3341 FIFOs that constitute the In Data Silo. When the 8 data bits of the In Data Silo are read by the microprocessor, BCC MATCH and BLOCK END are lost. These bits are read as part of the In Control register.

Therefore, always read the In Control register before reading the In Data Silo.

4. In the DDCMP mode, the BCC MATCH flag is presented with the CRC check character that produced the match information.

In the Bit Stuff mode, the BLOCK END bit is asserted when the terminating flag has been received. This bit is loaded with the high byte of the CRC check character. Therefore, the BCC MATCH bit along with the BLOCK END bit should be used to indicate reception of an errorless message.
Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications.

What is your general reaction to this manual? In your judgment is it complete, accurate, well organized, well written, etc.? Is it easy to use?

What features are most useful?

What faults do you find with the manual?

Does this manual satisfy the need you think it was intended to satisfy?

Does it satisfy your needs? Why?

Would you please indicate any factual errors you have found.

Please describe your position.

Name ___________________________ Organization ___________________________

Street ___________________________ Department ___________________________

City ___________________________ State ___________________________ Zip or Country ___________________________